

## 1.2 A Switching Regulator, and 5.0 V, 100 mA Linear Regulator with RESET

The CS2001 is a smart power supply ASIC utilized in automotive airbag systems. It contains a current-mode switching regulator with a 1.2 A on-chip switch and a 5.0 V, 100 mA linear regulator. The linear output capacitor must be 3.3  $\mu$ F or greater with an ESR in the range of 100 m $\Omega$  to 1.0  $\Omega$ . If the ESR of the cap is less than 100 m $\Omega$ , a series resistor must be used. The switcher can be configured in either a boost or flyback topology. The boost topology produces energy reserve voltage VER which is externally adjustable (25 V maximum) through the resistor divider connected to the V<sub>FB</sub> pin. In the event of fault conditions that produce V<sub>FB</sub> either open or shorted, the switcher is shut down.

Under normal operating conditions (V<sub>BAT</sub> > 8.0 V), the current loading on the linear regulator is directed through V<sub>BAT</sub>. A low battery or loss of battery condition switches the supply for the linear regulator from V<sub>BAT</sub> to VER and shuts down the switcher using the ASIC's internal "smartswitch." This switchover feature minimizes the power dissipation in both the linear and switcher output devices and saves the cost of using a larger inductor.

The NERD (No Energy Reserve Detected) pin is a dual function output. If V<sub>OUT</sub> is not in regulation, it provides a Power On Reset function whose time interval is externally adjustable with the capacitor. This interval can be seen on the RESETB pin, which allows for clean power-up and power-down of the microprocessor. Once V<sub>OUT</sub> is in regulation, the logic level of the NERD output (usually low) indicates to the microprocessor whether or not the VER pin is connected.

A switched-capacitor voltage tripler accepts input voltage VER and produces output voltage V<sub>CHG</sub> (typically VER + 8.0 V). This voltage is used in the system to drive high-side FETs.

This part is capable of withstanding a 50 V peak transient voltage. The linear regulator will not shut down during this event.


### Features

- Linear Regulator 5.0 V  $\pm$ 2% @ 100 mA
- Switching Regulator 1.2 A Peak Internal Switch
- Voltage Tripler
- Smart Functions
  - Smartswitch
  - RESET
  - Energy Reserve Status
- Protection
  - Overtemperature
  - Current Limit
  - 50 V Peak Transient Capability
- Internally Fused Leads in SO-20L Package




ON Semiconductor™

<http://onsemi.com>




SO-20L  
DWF SUFFIX  
CASE 751D

### MARKING DIAGRAM



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week

### PIN CONNECTIONS



### ORDERING INFORMATION

Device	Package	Shipping
CS2001YDWF20	SO-20L	37 Units/Rail
CS2001YDWFR20	SO-20L	1000 Tape & Reel

# CS2001




Figure 1. Application Diagram

## ABSOLUTE MAXIMUM RATINGS\*

Rating	Value	Unit	
V <sub>BAT</sub>	-0.5 to 25	V	
VER	-0.5 to 25	V	
V <sub>OUT</sub>	-0.5 to 7.0	V	
Digital Input/Output Voltage	-0.5 to 7.0	V	
Peak Transient Voltage (36 V Load Dump @ 14 V Battery Voltage)	50	V	
Storage Temperature Range	-55 to 150	°C	
Junction to Free Air Thermal Impedance	55	°C/W	
ESD Susceptibility (Human Body Model)	4.0	kV	
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 1.)	230 peak	°C
T <sub>A</sub>	-40 to 85	°C	
T <sub>J</sub>	-40 to 150	°C	

1. 60 second maximum above 183°C.

\*The maximum package power dissipation must be observed.

# CS2001

**ELECTRICAL CHARACTERISTICS** (8.0 V ≤ V<sub>BAT</sub> ≤ 16 V, 8.0 V ≤ V<sub>ER</sub> ≤ 25 V, 1.0 mA ≤ I<sub>V(OUT)</sub> ≤ 100 mA, T<sub>TEST</sub> = -40°C to 125°C, unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
<b>Linear Regulator</b>					
Output Voltage	Output Driven from V <sub>BAT</sub> , V <sub>ER</sub> = 25 V Output Driven from V <sub>ER</sub> , V <sub>BAT</sub> = 0 V	4.9 4.9	– –	5.1 5.1	V V
Regulator Bias Current (from V <sub>BAT</sub> )	I <sub>V(BAT)</sub> @ I <sub>V(OUT)</sub> = -100 mA, SWSD = 4.0 V, V <sub>BAT</sub> = 16 V, V <sub>ER</sub> = 25 V T = -40°C T = 25°C T = 125°C	– – –	– – –	8.0 7.0 6.0	mA mA mA
Regulator Bias Current (from V <sub>ER</sub> )	I <sub>V(ER)</sub> @ I <sub>V(OUT)</sub> = -100 mA, SWSD = 4.0 V, V <sub>BAT</sub> = 0 V, V <sub>ER</sub> = 25 V T = -40°C T = 25°C T = 125°C	– – –	– – –	11 9.0 8.0	mA mA mA
Dropout Voltage V <sub>BAT</sub> – V <sub>OUT</sub>	V <sub>ER</sub> = 25 V, I <sub>V(OUT)</sub> = -100 mA (Probe Only)	–	–	1.5	V
Dropout Voltage V <sub>ER</sub> – V <sub>OUT</sub>	V <sub>BAT</sub> = 0 V, I <sub>V(OUT)</sub> = -100 mA	–	–	1.5	V
Smart Switch Threshold V <sub>BAT</sub> to V <sub>ER</sub>	V <sub>ER</sub> = 25 V, I <sub>V(OUT)</sub> = -50 mA	6.5	–	8.0	V
Smart Switch Threshold Hysteresis	V <sub>ER</sub> = 25 V, I <sub>V(OUT)</sub> = -50 mA	0.5	–	1.0	V
V <sub>OUT</sub> Output Noise	V <sub>BAT</sub> = 16 V, V <sub>ER</sub> = 25 V, I <sub>V(OUT)</sub> = -1.0 mA, C = 10 μF, ESR = 0.5 Ω	–	–	0.05	V
Line Regulation	–	–	–	0.025	V
Load Regulation	–	–	–	0.025	V
Output Current Limit	–	120	–	–	mA
<b>Switching Regulator</b> V <sub>ER</sub> = 25V, I <sub>V(OUT)</sub> = -1.0 mA					
Switching Frequency	C <sub>PUMP</sub> 270 pF, R <sub>I(BIAS)</sub> = 30.1 kΩ	135	150	165	kHz
Pump Drive Current	ΔI <sub>V(BAT)</sub> for 0 A ≤ I <sub>V(SW)</sub> ≤ 1.2 A	–	–	50	mA
Switch Saturation Voltage	I <sub>V(SW)</sub> = 1.2 A	–	–	1.6	V
Output Current Limit	–	1.2	–	2.4	A
V <sub>FB</sub> Regulation	–	1.238	1.27	1.303	V
V <sub>FB</sub> Input Current	V <sub>FB</sub> Above Short Low Detection Level	–	–	1.0	μA
V <sub>FB</sub> Input Shorted Low Detection Level	–	200	250	300	mV
C <sub>PUMP</sub> Short Detection Threshold	–	200	250	300	mV
Maximum Duty Cycle	–	80	–	95	%
V <sub>SW</sub> Leakage Current	I <sub>V(SW)</sub> @ V <sub>SW</sub> = 50 V, SWSD = V <sub>OUT</sub>	–	–	100	μA
<b>Voltage Tripler</b> V <sub>BAT</sub> = 16 V, I <sub>V(OUT)</sub> = -1.0 mA, C <sub>CHG</sub> = 1.5 μF					
Output Voltage Clamp V <sub>CHG</sub> – V <sub>ER</sub>	V <sub>ER</sub> = 8.0 V, I <sub>V(CHG)</sub> = -30 μA V <sub>ER</sub> = 12 V, I <sub>V(CHG)</sub> = -90 μA	6.25 6.25	8.0 8.0	13 13	V V
Initial Charge Time	C <sub>CHG</sub> = 0.15 μF, V <sub>ER</sub> = 8.0 V, V <sub>CHG</sub> = 14.25 V	–	–	30	ms
Maximum Output Voltage Clamp V <sub>CHG</sub>	–	25	32.5	40	V
Output Voltage Clamp V <sub>CHG</sub>	V <sub>ER</sub> = 28 V, I <sub>V(CHG)</sub> = 0 μA	25	32.5	40	V
Short Circuit Path Current Limit V <sub>ER</sub> to V <sub>CHG</sub>	–	–	–	3.0	mA

# CS2001

**ELECTRICAL CHARACTERISTICS (continued)** ( $8.0\text{ V} \leq V_{\text{BAT}} \leq 16\text{ V}$ ,  $8.0\text{ V} \leq V_{\text{ER}} \leq 25\text{ V}$ ,  $1.0\text{ mA} \leq I_{\text{V(OUT)}} \leq 100\text{ mA}$ ,  $T_{\text{TEST}} = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
<b>RESETB OUTPUT</b> $V_{\text{BAT}} = 0\text{ V}$					
High Threshold	$V_{\text{OUT}}$ Increasing	4.525	4.75	4.85	V
Low Threshold	$V_{\text{OUT}}$ Decreasing	4.5	4.65	4.825	V
Hysteresis	–	25	100	200	mV
Output Low Voltage	$V_{\text{OUT}} = 1.0\text{ V}$ , $I_{\text{RESETB}} = 100\text{ }\mu\text{A}$ $I_{\text{RESETB}} = 1.0\text{ mA}$ , $V_{\text{OUT}} = 4.5\text{ V}$	–	–	0.5	V
Pull-Up Resistor	RESETB = 1.0 V	25	50	100	k $\Omega$
<b>SWSD Input</b> $V_{\text{BAT}} = 16\text{ V}$ , $V_{\text{ER}} = 25\text{ V}$ , $I_{\text{V(OUT)}} = -1.0\text{ mA}$					
High Threshold	–	–	–	$0.7 \times V_{\text{OUT}}$	V
Low Threshold	–	$0.3 \times V_{\text{OUT}}$	–	–	V
Input Impedance	Referenced to Ground	10	20	40	k $\Omega$
<b>NERD OUTPUT</b> $V_{\text{BAT}} = 16\text{ V}$ , $I_{\text{V(OUT)}} = -1.0\text{ mA}$ , $C_{\text{NERD}} = 0.47\text{ }\mu\text{F}$					
VER Detection Voltage	–	1.5	–	6.5	V
Output Low Voltage	$I_{\text{NERD}} = 1.0\text{ mA}$ , $V_{\text{OUT}} = 4.5\text{ V}$	–	–	0.5	V
Pull-Up Current	NERD = 0.5 V	30	40	50	$\mu\text{A}$
Power On Delay	–	6.25	8.5	11	ms
Clamping Voltage (Low)	VER Present	1.0	1.25	1.5	V
Clamping Voltage (High)	VER Not Present	3.5	3.75	4.0	V
<b>General</b>					
VER Load Current	$V_{\text{ER}} = 25\text{ V}$ , $V_{\text{BAT}} = 16\text{ V}$ , $I_{\text{V(OUT)}} = -100\text{ mA}$ $T = -40^\circ\text{C}$ $T = 25^\circ\text{C}$ $T = 125^\circ\text{C}$	–	–	5.0	mA
		–	–	5.0	mA
		–	–	4.0	mA
Thermal Shutdown	(Guaranteed by Design)	160	–	210	$^\circ\text{C}$

## PACKAGE PIN DESCRIPTION

PACKAGE PIN #		
SO-20L	PIN SYMBOL	FUNCTION
1	VER	Energy reserve input.
2	$V_{\text{BAT}}$	Battery input.
3	$V_{\text{FB}}$	Charge PUMP control voltage input.
4	GND1	Ground.
5	GND2	Ground.
6	GND3	Ground.
7	GND4	Ground.
8	$V_{\text{SW}}$	Charge PUMP switch collector.
9	SWSD	Charge PUMP shutdown input.
10	COMP	Charge PUMP compensation pin.
11	$C_{\text{PUMP}}$	Charge PUMP timing cap input.
12	$I_{\text{BIAS}}$	Reference current resistor pin.

# CS2001

[查询"CS2001YDWF20"供应商](#)

## PACKAGE PIN DESCRIPTION (continued)

PACKAGE PIN #	PIN SYMBOL	FUNCTION
SO-20L		
13	$V_{CHG}$	Switched cap voltage tripler output.
14	GND5	Ground.
15	GND6	Ground.
16	GND7	Ground.
17	GND8	Ground.
18	NERD	No energy reserve detected output.
19	RESETB	Reset output.
20	$V_{OUT}$	Linear regulator output.




Figure 2. Block Diagram

CIRCUIT DESCRIPTION

[查询"CS2001YDWF20"供应商](#)

Figure 3 is an oscilloscope waveform showing the charge pump collector voltage, collector current and the charge pump timing capacitor during normal operation with  $I_{VER} = 30\text{mA}$ .




Figure 3. Typical Operation with  $I_{VER} = 30\text{ mA}$

Figure 4 is an oscilloscope waveform showing the voltage tripler output and the energy reserve input during power up.





Figure 4. Startup with  $R_{V(CHG)} = 510\text{ k}$

# CS2001

[查询"CS2001YDWF20"供应商](#)

## PACKAGE DIMENSIONS

SO-20L  
DWF SUFFIX  
CASE 751D-05  
ISSUE F



**NOTES:**

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	12.65	12.95
E	7.40	7.60
e	1.27 BSC	
H	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0°	7°

### PACKAGE THERMAL DATA

Parameter		SO-20L	Unit
R <sub>θJC</sub>	Typical	9	°C/W
R <sub>θJA</sub>	Typical	55	°C/W

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com  
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

**German Phone:** (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)  
**Email:** ONlit-german@hibbertco.com  
**French Phone:** (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)  
**Email:** ONlit-french@hibbertco.com  
**English Phone:** (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)  
**Email:** ONlit@hibbertco.com

**EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781**

\*Available from Germany, France, Italy, UK, Ireland

### CENTRAL/SOUTH AMERICA:

**Spanish Phone:** 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)  
**Email:** ONlit-spanish@hibbertco.com

**ASIA/PACIFIC:** LDC for ON Semiconductor – Asia Support

**Phone:** 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)  
**Toll Free** from Hong Kong & Singapore:  
**001-800-4422-3781**  
**Email:** ONlit-asia@hibbertco.com

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

**Phone:** 81-3-5740-2745  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.