MO100EP240S页商

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver

Description

The MC100EP210S is a low skew 1-to-5 dual differential driver, designed with LVDS clock distribution in mind. The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.

The EP210S specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

Two internal 50 Ω resistors are provided across the inputs. For LVDS inputs, VTA and VTB pins should be unconnected. For LVPECL inputs, VTA and VTB pins should be connected to the V_{TT} (V_{CC} – 2.0 V) supply.

Designers can take advantage of the EP210S performance to distribute low skew LVDS clocks across the backplane or the board.

Features

- 20 ps Typical Output-to-Output Skew
- 85 ps Typical Device-to-Device Skew
- 550 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- Maximum Frequency > 1 GHz Typical
- Operating Range: $V_{CC} = 2.375 \text{ V}$ to 2.625 V with $V_{EE} = 0 \text{ V}$
- Internal 50 Ω Input Termination Resistors
- LVDS Input/Output Compatible
- Pb-Free Packages are Available*




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



LQFP-32 FA SUFFIX CASE 873A





QFN32 MN SUFFIX CASE 488AM MCxxx EP210S ALYWG

 $\begin{array}{lll} xxx & = 10 \text{ or } 100 \\ \text{A} & = \text{Assembly Location} \\ \text{WL, L} & = \text{Wafer Lot} \\ \end{array}$


YY, Y = Year WW, W = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

^{*}For additional marking information, refer to Application Note AND8002/D.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 32-Lead LQFP Pinout (Top View)

Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLKn, CLKn	LVDS, LVPECL CLK Inputs*
Qn0:4, Qn0:4	LVDS Outputs
VTA	50 Ω Termination Resistors
VTB	50 Ω Termination Resistors
V _{CC}	Positive Supply
V _{EE}	Ground
EP for QFN-32, only	The Exposed Pad (EP) on the QFN–32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is electrically connected to V _{EE} .

^{*}Under open or floating conditions with input pins converging to a common termination bias voltage the device is susceptible to auto oscillation.




Figure 2. Logic Diagram

查询"MC100EPTP10SPACT供应情S

Charact	Value				
ESD Protection	> 2 kV > 100 V > 2 kV				
Moisture Sensitivity, Indefinite Tir	Pb Pkg	Pb-Free Pkg			
	LQFP-32 QFN-32	Level 2	Level 2 Level 1		
Flammability Rating	UL 94 V-0	@ 0.125 in			
Transistor Count	461 D	evices			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

^{1.} For additional information, refer to Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Power Supply	V _{EE} = 0 V		6	V
V _{EE}	Power Supply (GND)	V _{CC} = 2.5 V		-6	V
VI	LVDS, LVPECL Input Voltage	V _{EE} = 0 V	$V_{I} \leq V_{CC}$	6	V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	32 LQFP 32 LQFP	80 55	°C/W
θЈС	Thermal Resistance (Junction-to-Case)	Standard Board	32 LQFP	12 to 17	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W °C/W
θЈС	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T _{sol}	Wave Solder Pb-Free			265 265	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

TAME IN DG (CHARACTERISTICS) NO. 2.5 V, VEE = 0 V (Note 2)

			-40°C	•		25°C	•		85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		150	200		150	200		150	200	mA
V _{OH}	Output HIGH Voltage (Note 3)	1250	1400	1550	1250	1400	1550	1250	1400	1550	mV
V _{OL}	Output LOW Voltage (Note 3)	800	950	1100	800	950	1100	800	950	1100	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.2		2.5	1.2		2.5	1.2		2.5	V
R _T	Internal Termination Resistor	43		57	43	50	57	43		57	Ω
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK	-150 -150		150 150	-150 -150		150 150	-150 -150		150 150	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input and output parameters vary 1:1 with V_{CC}.
- 3. All loading with 100 Ω across LVDS differential outputs.
- V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 5. AC CHARACTERISTICS $V_{CC} = 2.375$ to 2.625 V, $V_{EE} = 0$ V (Note 5)

			-40°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{maxLVDS/} LVPECL	Maximum Frequency (See Figure 2. F _{max} /JITTER)		> 1			> 1			> 1		GHz
t _{PLH} t _{PHL}	Propagation Delay	425	525	625	450	550	650	475	575	675	ps
t _{skew}	Within–Device Skew (Note 6) Device–to–Device Skew (Note 7) Duty Cycle Skew (Note 8)		20 85 80	25 160 100		20 85 80	25 160 100		20 85 80	35 160 100	ps
t _{JITTER}	RMS Random Clock Jitter		0.2	< 1		0.2	< 1		0.2	< 1	ps
V _{PP}	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t _r /t _f	Output Rise/Fall Time (20%-80%)	50	130	200	75	150	225	80	160	230	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Measured with 400 mV source, 50% duty cycle clock source. All loading with 100 Ω across differential outputs.
- 6. Skew is measured between outputs under identical transitions of similar paths through a device.
- 7. Device–to–Device skew for identical transitions at identical V_{CC} levels.
- 8. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.




Figure 2. F_{max}




Figure 3. Typical Termination for Output Driver and Device Evaluation

ORDERING INFORMATION


Device	Package	Shipping [†]
MC100EP210SFA	LQFP-32	250 Units / Tray
MC100EP210SFAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100EP210SFAR2	LQFP-32	2000 / Tape & Reel
MC100EP210SFAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel
MC100EP210SMNG	QFN-32	72 Units / Tray
MC100EP210SMNR4G	(Pb-Free)	1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

查询"MC100EP210SFAG"供应商

PACKAGE DIMENSIONS

32 LEAD LQFP CASE 873A-02 **ISSUE B**



NOTES:

- 1. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION:
- MILLIMETER. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD WITH THE LEAD WHERE THE LEAD LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.

 4. DATUMS – T. – U–, AND – Z– TO BE DETERMINED AT DATUM PLANE – AB–.

 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE – AC–

- DETERMINED AT SEATING PLANE -AC-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
 7. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE DIMENSION TO EXCEPT D. 520 (0.020)
- D DIMENSION TO EXCEED 0.520 (0.020).

 8. MINIMUM SOLDER PLATE THICKNESS
- SHALL BE 0.0076 (0.0003).


 EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	7.000	BSC	0.276 BSC		
A1	3.500	BSC	0.138	BSC	
В	7.000	BSC	0.276	BSC	
B1	3.500) BSC	0.138	BSC	
С	1.400	1.600	0.055	0.063	
D	0.300	0.450	0.012	0.018	
E	1.350	1.450	0.053	0.057	
F	0.300	0.400	0.012	0.016	
G	0.800	BSC	0.031 BSC		
Н	0.050	0.150	0.002	0.006	
J	0.090	0.200	0.004	0.008	
K	0.500	0.700	0.020	0.028	
M	12°	REF	12° REF		
N	0.090	0.160	0.004	0.006	
P		BSC	0.016 BSC		
Q	1°	5°	1°	5°	
R	0.150	0.250	0.006	0.010	
S	9.000	BSC	0.354	BSC	
S1	4.500	4.500 BSC		BSC	
٧	9.000	BSC	0.354	BSC	
V1	4.500	BSC	0.177	BSC	
W	0.200	REF	0.008	REF	
Х	1.000	REF	0.039	REF	

查询"MC100EP210SFAG"供应商

PACKAGE DIMENSIONS


QFN32 5*5*1 0.5 P CASE 488AM-01 **ISSUE O**



NOTES


- DIMENSIONS AND TOLERANCING PER
- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS						
DIM	MIN	NOM	MAX				
Α	0.800	0.900	1.000				
A1	0.000	0.025	0.050				
A3	0.	200 RE	=				
b	0.180	0.250	0.300				
D	5.	.00 BSC					
D2	2.950	3.100	3.250				
E	5.	.00 BSC					
E2	2.950	3.100	3.250				
е	0.	0.500 BSC					
K	0.200	-					
L	0.300	0.400	0.500				



BOTTOM VIEW

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and una registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ltc (SCILLC) solicit esserves the inject to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative