
								F	REVIS	IONS										
查询"59	62-8	7648	D1XA	"供应	<u>」</u> 立  南  D	ESCF	IPTIO	N					DA	ATE (Y	R-MO-D	A)		APPF	OVED	)
A	Add CAGE number 34335 as approved source for 01 device. Add CAGE number 66579 for devices 01 through 04. Add device 04. Delete footnote $\underline{4}$ / from $t_{QLQV}$ condition block. Add footnote $\underline{4}$ / to $t_{EHQZ}$ condition block. Remove test condition C. Make editorial changes to margin test method B. Make editorial changes to power dissipation.										ſ	89	-08-23			M.A	A. Frye			
В	1FN num and and	add case outline letter and device type 05 for vendor CAGE number FN41. Add test condition C to 4.2 and 4.3.2. Add vendor CAGE umber 34649 to the drawing as a source for device types 01XX, 02XX, nd 03XX. Add vendor CAGE 34335 for devices 04XX, 04YX, 05XX, nd 05YX. Removed vendor CAGE number 60991 from drawing. Editorial changes throughout.									93	-02-02			M. <i>4</i>	A. Frye				
с	para	Make changes to paragraph 1.3, Table I, and AC waveforms. Add paragraph 3.11 and remove paragraph 4.2c. Updated boilerplate and Source Approval Bulletin.										nd	96	-03-01			М.#	A. Frye		
D	Add as s	device ource	e types of sup	06 - 1 oly. Up	4 to di dated	rawing boiler	along plate.	with C	CAGE	numbe	er 6578	36	97	-07-07			Ray	mond	Monni	n
REV SHEET REV SHEET	D 15																			
REV STATU		<u> </u>		RE	) V			D	D	D	D	D	D	D	D	D	D	D	D	
OF SHEETS							1	2	3	4	5	6	7		_	<u> </u>			13	D 14
MICRC	PMIC N/A     PREPARED BY Kenneth Rice     DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000       STANDARD MICROCIRCUIT     CHECKED BY Ray Monnin     CHECKED BY							L												
THIS DI AVA FOR U	DRAWING IS THIS DRAWING IS AVAILABLE FOR USE BY ALL							RCUIT VEPRO						ı						
AND AGE	PARTMENTS GENCIES OF THE DRAWING APPROVAL DATE MENT OF DEFENSE 88-06-13					SI	ZE	СА	GE CO	DDE		FO	60	074						
AMSC	N/A			REV	ISION I	I LEVE	EL			SHE	<b>а</b> Ет	1	6726	B DF	15		02-	·0/(	648	)
							- <u> </u>													
DSCC FORM 2 APR 97 <u>DISTRIBUT</u>		TATE	MENT	<u>A</u> . Ap	proved	d for p	ublic re	elease	; distrik	oution i	s unlin	nited.							5962-E	E175-9

M 9004708 0029390 488 M



Outline letter	Descriptive designator	<b>Terminals</b>	Package style	
X Y Z	GDIP1-T28 or CDIP2-T28 CQCC1-N32 See figure 1	28 32 32	Dual-in-line <u>2/</u> Rectangular leadless "J" lead chip carri	chip carrier 2/
1.2.5 <u>Lead finish</u> . The le or device class M.	ad finish is as specified in MIL-PRF		•	-
1.3 Absolute maximum r	atings.			
Input voltages with resp Output voltages with resp Voltage on pin A9 with V <sub>PP</sub> supply voltage with Power dissipation (P <sub>D</sub> ) Lead temperature (sold Thermal resistance, jur	ange pect to ground respect to ground h respect to ground $\underline{3}'$ tering, 10 seconds) nction-to-case ( $\Theta_{JC}$ )	0.6 V dc to 0.6 V dc to 0.6 V dc to 0.6 V dc to 350 mW +300°C See MIL-ST	+6.25 V dc V <sub>CC</sub> +1.0 V dc +13.5 V dc +14.0 V dc	
1.4 Recommended open	rating conditions.			
Case operating temper Supply voltage range (	rature range (T <sub>C</sub> )	55°C to +12 +4.5 V dc to	25°C 9 5.5 V dc	
	or device classes Q and V.			
Fault coverage measu	rement of manufacturing -883, test method 5012)			
also be listed in MIL-HE Lid shall be transparent	on the Standard Microcircuit Drawi BK-103. to permit ultraviolet light erasure. ed P <sub>D</sub> due to short-circuit test; e.g. ien they become available.		al Bulletin at the end of this c	document and will
		SIZE A		5962-8764
MICROC	TANDARD IRCUIT DRAWING			
MICROC DEFENSE SUPF			REVISION LEVEL D	SHEET 3

#### 查询PF962ABF6400CUMEN供应商

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883	- Test Methods and Procedures for Microelectronics.
MIL-STD-973	<ul> <li>Configuration Management.</li> </ul>
MIL-STD-1835	<ul> <li>Microcircuit Case Outlines.</li> </ul>

HANDBOOKS

MILITARY

MIL-HDBK-103	-	List of Standard Microcircuit Drawings (SMD's).
MIL-HDBK-780	-	Standardized Military Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.

3.2.3.1 <u>Unprogrammed or erased devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C inspection (see 4.3), the devices shall be programmed by the manufacturer prior to test in a checkerboard pattern or equivalent (minimum of 50 percent of the total number of bits programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of bits programmed.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87648
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	<b>4</b>

DSCC FORM 2234 APR 97


🔲 9004708 0029393 197 🛲

Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
<u> </u>		$\begin{array}{l} -55^{\circ}C \leq T_C \leq +125^{\circ}C; \ V_{SS} = 0 \ V; \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ unless \ otherwise \ specified \end{array}$	subgroups	types	Min	Max	
nput leakage current	ILI	$V_{IN} = 0 V \text{ to } 5.5 V$	1, 2, 3	All	-10	+10	μA
Dutput leakage	<sup>I</sup> LO <u>1</u> /	V <sub>OUT</sub> = 0 V to 5.5 V	1, 2, 3	All	-10	+10	μA
Operating current	ICC1	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$ , $0_{0-7} = 0 \text{ mA}$ , $V_{CC} = 5.5 \text{ V}$ $f = 1/t_{AVQV}$ (maximum)	1, 2, 3	All		60	mA
Standby current (TTL inputs)	<sup>1</sup> CC2	$\overline{CE} = V_{IH}, V_{CC} = 5.5 V$	1, 2, 3	01 - 05	-	_3	mA
	· · · · · · · · · · · · · · · · · · ·			06 - 14		25	
Standby current (CMOS inputs)	ICC3	$\overline{CE} = V_{CC} \pm 0.2 \text{ V}, V_{CC} = 5.5 \text{ V}$	1, 2, 3	_01 - 05	_	_325	μΑ
				_06 - 14		25	mA
Input low voltage (TTL)	∨ <sub>  </sub> 2/3/		1, 2, 3	Ali	-0.1	0.8	v
Input low voltage (CMOS)	V <sub>∥</sub> <u>2</u> / <u>3</u> /		1, 2, 3	All	-0.2	+0.2	v
Input high voltage (TTL)	V_IH_3∕ 2/3∕		1, 2, 3	All	2.0	V <sub>CC</sub> + 1.0	v
Input high voltage (CMOS)	V_H_3/ 2/3∕		1, 2, 3	All	v - 8.2	V65 + 8.2	v
Output low voltage	VOL	I <sub>OL</sub> = 2.1 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.0 V	1, 2, 3	All		0.45	v
Output high voltage	VOH	l <sub>OH</sub> = -400 μA, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.8 V	1, 2, 3	All	2.4		v
Output short-circuit	los	$V_{O} = 0 V$ $V_{O} = 0 V  \underline{4}/$	1, 2, 3	01 - 05 06 - 14	-	±100 ±100	mA
Input capacitance (excluding OE/V <sub>PP</sub> )		V <sub>IN</sub> = 0 V, T <sub>C</sub> = +25°C, f = 1 MHz, see 4.4.1c	4	All		12	pF
Input capacitance (for OE/V <sub>PP</sub> )		OE/V <sub>PP</sub> = 0, f = 1 MHz, V <sub>IN</sub> , V <sub>OUT</sub> = 0 V, T <sub>C</sub> = +25°C, see 4.4.1c	4	All		25	pF
Output capacitance	Соцт <u>4/5</u> /	V <sub>OUT</sub> = 0 V, T <sub>C</sub> = +25°C, f = 1 MHz, see 4.4.1c	4	All		12	pF
Functional tests		See 4.4.1e	7,8A,8B	All			
See footnotes at end o	f table.						
	STANDAF OCIRCUIT E	ND PRAWING	SIZE A			5962	2-87648
		TER COLUMBUS 43216-5000		REVISION LE	EVEL	SHEET	5

**=** 9004708 0029394 023 **=** 

Test	Symbol		Group A	Device	Limits		Uni
,		$\begin{array}{c} -55^{\circ}C \leq T_C \leq +125^{\circ}C; V_{SS} = 0 \text{ V}; \\ 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \text{ SS} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Мах	
Address to output	tAVQV	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL} \underline{6}/\underline{7}/$	9, 10, 11	01,12		150	ns
delay				02,13		200	$\Box$
				03,14		250	<b></b> +
				04,11		<u>120</u> 90	-+
				06		70	
				07		55	
				08		<u>45</u> 35	
E to output delay	t	$\overline{OE}/V_{PP} = V_{IL} \underline{6}/\underline{7}/$	9, 10, 11	01,12		150	ns
SE to output delay	<sup>t</sup> ELQV		3, 10, 11	02.13		200	-+ "°
				03,14		250	
				04,11		120	
				05,10		90	<u> </u>
				06		70	
				07		<u>55</u> 45	-+
				09		35	
DE to output delay	tOLQV	<u>CE</u> = V <sub>IL 6</sub> / <u>7</u> /	9, 10, 11	01		70	ns
. ,				02		75	
						100	<b>_</b>
				04		50	_ <del>_</del>
				13.14		<u>40</u> 60	
			1	11		35	
				10		30	
				06		25	
				07		20	<b>_</b>
				08,09		18	
DE high to output float	E high to output t <sub>EHQZ</sub> C	CE = V <sub>IL</sub> <u>4/6/7</u> /	9, 10, 11	01		<u>50</u> 55	ns
lloat				03,13,14		60	+
				04		45	<u> </u>
				05,10		30	$\Box$
				12		40	<b></b>
				11		35	
				06		25	-+
				08.09		18	1
Dutput ho <u>ld</u> fro <u>m</u> address CE or OE/V <sub>pp</sub> whichever occurred irst	<sup>t</sup> AVQZ	CE = OE/V <sub>PP</sub> = V <sub>IL 6</sub> / <u>7</u> /	9, 10, 11	All	0		ns
<ul> <li>/ Test for all input and c</li> <li>/ Guaranteed if applied</li> <li>/ Tested initially and after limits specified in table</li> <li>/ All pins not being tested</li> <li>/ See figure 5.</li> </ul>	ontrol pins. as a forcing ar any desig ed shall be g ditions (act 01-06, 10-1 gate and C s $\leq$ 20 ns. 5 V and 2.4 reference l	g function for $V_{OL}$ and $V_{OH}$ on changes that affect this parameter grounded. ual load conditions vary by tester): 4: $_{\rm L}$ = 100 pF. 4 V. evels:	, and therefor Coutput load; Input rise an Input pulse la Timing meas	re shall be gua Device types 07	ranteed to 7-09: ns. d 3.0 V. ence levels	the	
MICRO	STANDAR CIRCUIT D	iD PRAWING	A			5962	-8764
		FER COLUMBUS 43216-5000	F	REVISION LEV	/EL	SHEET	6

M 9004708 0029395 TGT M



Device types	01 throu	gh 14		
Case outlines	x	Y and Z	2	
Terminal number	Terminal	symbol		
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 FIGURE 2. <u>Termi</u>	A15 A12 A7 A6 A5 A4 A3 A2 A1 V00 V01 V02 GND V03 V04 V05 V06 V07 CE A10 OE/VPP A11 A9 A8 A13 A14 VCC   	NC A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 NC V00 V01 V02 GND NC V03 V04 V05 V06 V07 CE A10 OE/VP A11 A9 A8 A13 A14 VCC		
DARD JIT DRAWING	siz A			5962-87648

## 查询"5962-8764801XA"供应商

			Pins	<u> </u>	
Mode	CE	OE/V <sub>PP</sub>	A <sub>9</sub>	v <sub>cc</sub>	Outputs
Read	v <sub>IL</sub>	∨ <sub>IL</sub>	x	v <sub>cc</sub>	D out
Output disable	VIL	VIH	x	v <sub>cc</sub>	High Z
Standby	VIH	x	x	v <sub>cc</sub>	High Z
Program	v <sub>IL</sub>	V <sub>PP</sub>	x	V <sub>CC</sub> (see note 1)	D in
Program verify	VIL	VIL	x	V <sub>CC</sub> (see note 1)	D out
Program inhibit	VIH	V <sub>PP</sub>	x	V <sub>CC</sub> (see note 1)	High Z
Identity	v <sub>IL</sub>	VIL	v <sub>H</sub>	V <sub>CC</sub> (see note 1)	Identity code(s)

NOTES:

- 1. V<sub>CC</sub> in programming mode shall be as specified by the device manufacturer. 2.  $V_{H} = 11.5$  V to 12.5 V. 3. X can be either  $V_{IL}$  or  $V_{IH}$  (don't care state).


FIGURE 3. Truth table.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87648
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	9

DSCC FORM 2234 APR 97

> 9004708 0029398 779 🖿

## 查询"5962-8764801XA"供应商





3.2.4 Block diagram(s). The block diagram(s) shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical test for each subgroup are described in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

3.11 <u>Processing EPROMs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.11.1 Erasure of EPROMs. When specified, devices shall be erased in accordance with the procedure and characteristics specified in 4.5 herein.

3.11.2 <u>Programmability of EPROMs</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.6 herein.

3.11.3 <u>Verification of erasure and/or programmability of EPROMs</u>. When specified devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.12 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process changes which may affect data retention. The methods and procedures may be vendor specific but shall guarantee data retention over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the aquiring or preparing activity, along with test data.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87648
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	12

DSCC FORM 2234 APR 97

### 🖬 9004708 002940l 093 🖿

#### 4. OUALITY ASSUBANCE PROVISIONS 查询"5962-8764801XA"供应商

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4)

- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table IIA herein.
  - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
  - c. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured for the initial characterization and after any process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
  - d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
  - e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified in 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87648
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	<b>13</b>

DSCC FORM 2234 APR 97

📕 9004708 0029402 T2T 🔳

查询"5962-8764801XA"供应商 <sup>TABLE IIA.</sup>	Electrical test requirements. 1/2/3/4/
---	--

Line no.	Test requirements	Subgroups (in accordance with MIL-STD- 883, TM 5005 Table I)	Subgroups (in accordance with MIL-PRF-38535, table III)		
Ì		Device class M	Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)			1, 7, 9	
2	Static burn-in (method 1015)	Not required	Not required	Required	
3	Same as line 1			1*, 7* Δ	
4	Dynamic burn-in (method 1015)	Required	Required	Required	
5	Same as line 1			1*, 7* Δ	
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9	1*, 2, 3, 7*, 8A, 8B, 9	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	
7	Group A test requirements (see 4.4)	1, 2, 3, 4***, 7, 8A, 8B, 9, 10**, 11**	1, 2, 3, 4***, 7, 8A, 8B, 9, 10**, 11**	1, 2, 3, 4***, 7, 8A, 8B, 9, 10**, 11**	
8	Group C end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ	
9	Group D end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	2, 3, 8A, 8B	
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	

1/ (\*) indicates PDA applies to subgroups 1 and 7.

- (\*\*) indicates that subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I. (\*\*\*) see 4.4.1c. 2/
- 3/
- 4/ Any subgroups at the same temperature may be combined when using a multifunction tester.
- 5/ Subgroups 7 and 8 shall consist of verifying the applicable data pattern, see 4.4.1d.
- 6/  $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - Test conditions C and D. The test circuit shall be maintained by the manufacturer under document revision level control а. and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883. C.
  - All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all d. testing, those devices that were subjected to a nondestructive subgroup for testing shall be erased and verified.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87648
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	14

DSCC FORM 2234 **APR 97** 

9004708 0029403966 🔳

## 查询"5962-8764801XA"供应商

#### TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types	
I <sub>CC3</sub>	All	
ILI I	± 10%	
ILO	<u>+</u> 10%	

 The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 <u>Erasing procedure</u>. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for exposure should be a minimum of 15 Ws/cm<sup>2</sup>. The erasure time with this dosage is approximately 25 minutes using an ultraviolet lamp with a 12000  $\mu$ W/cm<sup>2</sup> power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm<sup>2</sup> (1 week at 12000  $\mu$ W/cm<sup>2</sup>). Exposure of EPROMs to high intensity UV light for long periods may cause permanent damage.

4.6 Programming procedures. The programming procedures shall be as specified by the device manufacturer.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-87648
		REVISION LEVEL D	SHEET 15

DSCC FORM 2234 APR 97

📕 9004708 0029404 8T2 🖿

# 查询"5962-8764801% AMPA HTM ICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

#### DATE: 97-07-07

Approved sources of supply for SMD 5962-87648 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535, as applicable, during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor	Replacement
microcircuit	CAGE	similar	military specification
drawing PIN 1/	number	PIN <u>3</u> /	PIN
5962-8764801XA	2/	AT27C512R-15DM/883	
	2/	AM27C512-150/BXA	
	34649 <u>4</u> /	MD27C512-15/B	
	<u>2/</u>	WS27C512L-15DMB	·
5962-8764801YX	2/	AT27C512R-15LM/883	
	2/	AM27C512-150/BUA	
5000 070400471/	<u>2/</u>	WS27C512L-15CMB	
5962-8764801ZX	2/	AT27C512R-15KM/883	
5962-8764802XA	01295	SMJ27C512-20JM AT27C512R-20DM/883	
	<u>2</u> / 2/	AM27C512-200/BXA	
	34649 <u>4</u> /	MD27C512-20/B	
	2/	WS27C512L-20DMB	
5962-8764802YX	2/	AT27C512R-20LM/883	
	2/	AM27C512-200/BUA	
	<u>2</u> /	WS27C512L-20CMB	
5962-8764802ZX	<u>2</u> /	AT27C512R-20KLM/883	
5962-8764803XA	01295	SMJ27C512-25JM	
	<u>2/</u>	AT27C512R-25DM/883	
	<u>2/</u>	AM27C512-250/BXA	
	34649 <u>4</u> /	MD27C512-25/B	
5060.0764000\0/	<u>2/</u>	WS27C512L-25DMB	
5962-8764803YX	<u>2/</u> 2/	AT27C512R-25LM/883 AM27C512-250/BUA	
	2/	WS27C512L-25CMB	
5962-8764803ZX	 2/	AT27C512R-25KM/883	
5962-8764804XX	2/	AT27C512R-12DM/883	
	2/	WS27C512L-12DMB	
	<u>2</u> /	AM27C512-120/BXA	
5962-8764804YX	2/	AT27C512R-12LM/883	
	2/	WS27C512L-12CMB	
	<u>2/</u>	AM27C512-120/BUA	
5962-8764804ZX	2/	AT27C512R-12KM/883	
5962-8764805XX	2/	AT27C512R-90DM/883	
5000.070.000704	<u>2/</u>	AM27C512-90/BXA	
5962-8764805YX	<u>2</u> / 2/	AT27C512R-90LM/883 AM27C512-90/BUA	
5962-8764805ZX	2/	AT27C512-90/80A	
5962-8764806QXA	65786	CY27C512-70WMB	
5962-8764806QYA	65786	CY27C512-70QMB	
5962-8764807QXA	65786	CY27C512-55WMB	
5962-8764807QYA	65786	CY27C512-55QMB	
5962-8764808QXA	65786	CY27C512-45WMB	
5962-8764808QYA	65786	CY27C512-45QMB	
See footnotes at end of			

See footnotes at end of table.

1 of 2

9004708 0029405 739 🗰

#### STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN - Continued

## 查询"5962-876<del>4801XA"供应商</del>

65786	CY27H512-35WMB
65786	CY27H512-35QMB
65786	CY27C512-90WMB
65786	CY27C512-90QMB
65786	CY27C512-120WMB
65786	CY27C512-120QMB
65786	CY27C512-150WMB
65786	CY27C512-150QMB
65786	CY27C512-200WMB
65786	CY27C512-200QMB
65786	CY27C512-250WMB
65786	CY27C512-250QMB
	65786           65786           65786           65786           65786           65786           65786           65786           65786           65786           65786           65786

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ No longer available from an approved source of supply.
- 3/ <u>Caution</u>: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 4/ Vendor has announced end-of-life for these devices. Please refer to the latest revision of MIL-HDBK-103 or QML-38535, as applicable, for details.

Vendor CAGE number	Vendor name and address
01295	Texas Instruments P. O. Box 6448 Midland, TX 79711
34649	Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051 Point of contact: 5000 W. Chandler Boulevard Chandler, AZ 85226
65786	Cypress Semiconductor 3901 North First Street San Jose, CA 95134-1599

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

2

### 🛚 9004708 0029406 675 🖿