									REVIS	SIONS										
LTR查询	5962	-967	2801\	VQC'	'供应	DESC	RIPTIC	ON					D	ATE (	YR-MO-	DA)		APP	ROVE	D.
A	Tec	chnic	cal e		rial	. cha	ınges	to	Tabl	e I.	Add		96	5-03-	-08		М.	L. 1	Poel	cing
REV SHEET																				
SHEET	A 15	A 16	A 17	Α	A	A	A	A	A	A	A	A								
SHEET REV SHEET	A 15	A 16	A 17	18	19	A 20	21	22	23	24	25	26								
SHEET REV SHEET REV STATUS				18 REV	19	<del></del> -	21 A	22 A	23 A	24 A	25 A	26 A	A	A	A	A	A	A	A	<del></del>
SHEET REV SHEET REV STATUS OF SHEETS				18 REV SHE PREP	19 ET ARED E	20	21 A 1	22	23	24	25	26 A 6	7 FENSE	8 ELECTI	9 RONICS	10 SUPP	11 LY CEN	12	A 13	<del></del>
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15 NDAR CIRC	16 D UIT		18 REV SHE PREP Th	19 ET ARED E	20 3Y 1. Hes	21 A 1	22 A	23 A	24 A	25 A	26 A 6	7 FENSE	8 ELECTI	9	10 SUPP	11 LY CEN	12		<del></del>
SHEET REV SHEET REV STATUS OF SHEETS  PMIC N/A  STAI MICRO DRA  THIS DRAWING FOR USE BY A	NDAR CIRC AWING	D UIT	17	18 REV SHE PREP Th CHEC	19 ET ARED E omas N KED B' omas N	20 3Y 4. Hes	21 A 1	22 A	23 A	A 4	25 A 5	26 A 6	7 FENSE D	8 ELECTI	9 RONICS	10 SUPPI 0 454	11 LY CEN	12	13	14
SHEET REV SHEET REV STATUS OF SHEETS  PMIC N/A  STAI  MICRO  DRA  THIS DRAWING	NDAR CIRC AWING	D UIT	3LE NTS	18 REV SHE PREP Th CHEC Th APPR Mo	ET  ARED E Omas N  KED BY OMAS N  OVED Enica I	20 3Y 4. Hes 4. Hes 3Y L. Poe	21 A 1	22 A 2	23 A	A 4	A 5	A 6 DE	7 FENSE D	8 ELECTI	9 RONICS	10 SUPPI 0 454	11 LY CEN	12	13	14
SHEET REV SHEET REV STATUS OF SHEETS  PMIC N/A  STAI MICRO DRA  THIS DRAWING FOR USE BY A AND AGENC	NDAR CIRC WING G IS A RLL DEF CIES O T OF D	D UIT	3LE NTS	18 REV SHE PREP Th CHEC Th APPR Mo	ET  ARED E Omas N  KED BY OMAS N  OVED Enica I	20 3Y 4. Hes 4. Hes BY L. Poe	21 A 1 s s Lking	22 A 2	23 A	A 4 4 MICR MONO	A 5	26 A 6 DE	7 FENSE C	8 ELECTI	9 RONICS	10 SUPPI 0 454	11 LY CEN	12	13	A 14


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E334-96

#### 1. SCOPE

15 18-50-2-10172 Shawing forms what to f a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type

Generic number

Circuit function

01

MD80C86/7

Latchup resistant CMOS static 16-Bit microprocessor

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

or v

Certification and qualification to MIL-1-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u> Terminals</u>	Package style
Q	CD1P2-T40	40	Dual-in-line package

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE <b>A</b>		5962-96728
	REVISION LEVEL A	SHEET 2

DESC FORM 193A JUL 94

**=** 9004708 0020231 843 **=** 

1.3 Absolute maximum ratings. 1/ +8.0 V dc GND-0.5 V dc to  $V_{DD}$  +0.5 V dc -65°C to +150°C Junction temperature (T<sub>J</sub>) s' -------+175°C Lead temperature (soldering 10 seconds) (T<sub>S</sub>) Thermal resistance junction-to-case  $(\theta_{JC})$ : +300 °C Case outline Q 4°C/W 37°C/W Maximum package power dissipation at  $T_A = +125$ °C ( $P_D$ ) 2/ - - -1.35 ₩ 1.4 <u>Recommended operating conditions</u>. 4.5 V dc to +5.5 V dc -55°C to +125°C 0 V dc to +0.8 V dc Input high voltage range (except clock pin)(VIH) - - - - - -2.2 V dc to V<sub>DD</sub> Input high voltage range (clock pin) ( $V_{IH}$ ) -VDD - 0.8 V dc to VDD 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified SPECIFICATION MILITARY MIL-1-38535 - Integrated Circuits, Manufacturing, General Specification for. STANDARDS MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. - Configuration Management. MIL-STD-973 MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). HANDBOOK MILITARY MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. If device power exceeds package dissipation capability provide heat sinking or derate linearly (the derating is based on  $\Theta_{AA}$ ) at a rate of 27.0 mW/°C. SIZE STANDARD Α MICROCIRCUIT DRAWING 5962-96728 **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444 **REVISION LEVEL** SHEET Α 3 DESC FORM 193A JUL 94

9004708 0020232 78T **=** 

#### 3. REQUIREMENTS

- 3. \*\* The Total Total Time in the Litem requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design. construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
- 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
- 3.2.4 Switching waveforms. The switching waveforms shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-1-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE <b>A</b>		5962-96728
	REVISION LEVEL A	SHEET 4

DESC FORM 193A JUL 94

**9004708 0020233 616** 

Test	Symbol	Conditions 1/ -55°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Li	mits	Uni -
		and a chief who a specificat			Min	Max	
Logical "1" input voltage	VIH	2/ 3/ V <sub>DD</sub> = 5.5 v	1,2,3	ALL	2.2		v
Logical HOH input voltage	VIL	V <sub>DD</sub> = 4.5 v 2/3/	1,2,3	ALL		0.8	v
CLK logical "1" input voltage	VIHC	V <sub>DD</sub> = 5.5 v 2/3/	1,2,3	ALL	V <sub>DD</sub> -0.8		v
CLK logical "0" input voltage	VILC	V <sub>DD</sub> = 4.5 v 2/3/	1,2,3	All		0.8	v
Output high voltage	VOH	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = -2.5 mA 4/	1,2,3	ALL	3.0		
		$V_{DD} = 4.5 \text{ V}, I_{OH} = -100 \mu\text{A} \frac{4}{4}$			V <sub>DD</sub> -0.4		- V
Output low voltage	V <sub>OL</sub>	$V_{DD} = 4.5 \text{ V, } I_{OL} = +2.5 \text{ mA } 4/$	1,2,3	ALL		0.4	V
Input leakage current	IIL	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = GND or V <sub>DD</sub> pins: 17-19, 21-23, 33	1,2,3	All	-1.0	+1.0	μА
Output leakage current	I <sub>OZL</sub>	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 0 V or V <sub>DD</sub> pins: 26-29, 32	1,2,3	All	-10	+10	μА
Input current bus hold high	<sup>I</sup> внн	V <sub>IN</sub> = 3.0 V, V <sub>DD</sub> = 4.5 V and 5.5 V <u>5</u> /	1,2,3	All	-400	-40	μΑ
Input current bus hold low	IBHL	V <sub>IN</sub> = 0.8 V, V <sub>DD</sub> = 4.5 V and 5.5 V <u>6</u> /	1,2,3	All	40	400	μΑ
Standby power supply current	<sup>I</sup> ccsB	$V_{IN} = V_{DD}$ or GND $V_{DD} = 5.5 \text{ V } \text{Z/}$	1,2,3	ALL		500	μΑ
Operating power supply current	<sup>I</sup> CCOP	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = V <sub>DD</sub> or GND outputs open, f= 5 MHz	1,2,3	ALL		50	mA
Functional tests		See 4.4.1b V <sub>DD</sub> = 4.5 V and 5.5 V f = 5 MHz 8/2/	7,8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96728
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

DESC FORM 193A JUL 94

**■ 9004708 0020234 552 ■** 

宣问"5962-96728 Test	Symbol	共 <del>应商</del> Conditions 1	V	Group A		L	imits	Unit
		-55°C ≤ T <sub>A</sub> ≤ +125° unless otherwise speci	fied	subgroup	s type	Min	Max	
Input capacitance	CIN	See 4.4.1c f = 1 MHz All measurements are		4	ALL		25	pF
Output capacitance	Cout	referenced to device	GND.	4	ALL		25	pF
I/O capacitance	c1/0			4	ALL		25	pF
MINIMUM COMPLEXITY SYS	TEM TIMING							
CLK cycle period	tCLCL	3/ 9/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL	200		ns
CLK low time	tCLCH	3/ 2/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL	118		ns
CLK high time	tCHCL	3/ 2/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL	69		ns
Data in setup time	<sup>t</sup> DVCL	3/ 9/ V <sub>DD</sub> = 4.5 v		9,10,11	All	30		ns
Data in hold time	t <sub>CLDX1</sub>	3/ 9/ V <sub>DD</sub> = 4.5 v		9,10,11	ALL	10		ns
Ready setup time into device	<sup>t</sup> RYHCH	3/ 2/ V <sub>DD</sub> = 4.5 v		9,10,11	ALL	118		ns
Ready hold time into device	<sup>t</sup> CHRYX	3/ 9/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL	30		ns
Ready inactive to CLK	<sup>t</sup> rylcl	3/ 9/ 10/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL	-8		ns
old setup time	t <sub>HVCH</sub>	3/ 2/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL	35		ns
NTR, NMI, TEST setup time	tINVCH	3/ 9/ 11/ V <sub>DD</sub> = 4.5 V	· · · · · · · · · · · · · · · · · · ·	9,10,11	All	30		ns
ddress valid delay	<sup>t</sup> CLAV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 v		9,10,11	ALL	10	110	ns
ddress hold time	<sup>t</sup> CLAX	3/ 9/ 12/ V <sub>DD</sub> = 4.5 v		9,10,11	ALL	10		ns
LE width	t <sub>LHLL</sub>	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V		9,10,11	All	t <sub>CLCH</sub> -20		ns
LE active delay	t <sub>CLLH</sub>	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V		9,10,11	ALL		80	ns
see footnotes at end of	table.				ţ			-
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		!	ZE <b>A</b>	· · · · · · · · · · · · · · · · · · ·		596	2-9672	
				EVISION L	EVEL	SHEET		

DESC FORM 193A JUL 94

**-** 9004708 0020235 499 **-**

查询"5962-967280 Test	Symbol	Conditions 1/	Group A subgroups	Device type	Limits		Unit
		-55°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	3.040		Min	Max	
HINIMUM COMPLEXITY SYSTI	EM TIMING	- CONTINUED.		· · · · · · · · · · · · · · · · · · ·		<del></del>	<del></del> _
ALE inactive delay	<sup>t</sup> CHLL	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL		85	ns
Address hold time to ALE inactive	<sup>t</sup> LLAX	3/ 9/ <u>12</u> / V <sub>DD</sub> = 4.5 V	9,10,11	ALL	t <sub>CHCL</sub> -10		ns
Data valid delay	<sup>t</sup> CLDV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	110	ns
Control active delay 1	<sup>t</sup> cvcTv	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	110	ns
Control active delay 2	<sup>t</sup> CHCTV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	110	ns
Control inactive delay	<sup>t</sup> cvctx	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	10	110	ns
Address float to RD active	<sup>t</sup> AZRL	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	0		ns
RD active delay	<sup>t</sup> CLRL	3/ 9/ 12/ v <sub>DD</sub> = 4.5 y	9,10,11	ALL	10	165	ns
RD inactive delay	<sup>t</sup> CLRH	3/ 9/ 12/ v <sub>DD</sub> = 4.5 v	9,10,11	All	10	150	ns
RD inactive to next address active	<sup>t</sup> RHAV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	t <sub>CLCL</sub> -45		ns
HLDA valid delay	<sup>t</sup> CLHAV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 v	9,10,11	All	10	160	ns
RD width	<sup>t</sup> rlrh	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	2t <sub>CLCL</sub> -75		ns
JR width	<sup>t</sup> WLWH	3/ 9/ 12/ v <sub>DD</sub> = 4.5 v	9,10,11	All	2t <sub>CLCL</sub> -60		ns
Address valid to ALE low	<sup>t</sup> aval	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	t <sub>CLCH</sub> -60		ns
Output rise time	<sup>t</sup> OLOH	3/ 9/ V <sub>DD</sub> = 4.5 V	9,10,11	All		20	ns
Output fall time	toHOL	3/ 2/ V <sub>DD</sub> = 4.5 v	9,10,11	All		20	ns

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-96728

REVISION LEVEL
A

7

DESC FORM 193A JUL 94

**9**004708 0020236 325

查询"5962-967280	Symbol	Conditions 1/	Group A subgroups	Device type		Limits	Unit
		-55°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	3g.	(7)	Min	Max	
MAXIMUM MODE SYSTEM TI	MING (USING	82C88 BUS CONTROLLER)					········
CLK cycle period	t <sub>CLCL</sub>	2/ V <sub>DD</sub> = 4.5 v 3/	9,10,11	ALL	200		ns
CLK low time	<sup>t</sup> CLCH	2/ V <sub>DD</sub> = 4.5 V 3/	9,10,11	ALL	118		ns
CLK high time	<sup>t</sup> CHCL	2/ V <sub>DD</sub> = 4.5 V <u>3</u> /	9,10,11	ALL	69		ns
Data in setup time	<sup>t</sup> DVCL	2/ V <sub>DD</sub> = 4.5 V <u>3</u> /	9,10,11	ALL	30		ns
Data in hold time	<sup>t</sup> CLDX1	2/ V <sub>DD</sub> = 4.5 v <u>3</u> /	9,10,11	ALL	10		ns
Ready setup time into device	<sup>t</sup> RYHCH	2/ V <sub>DD</sub> = 4.5 v <u>3</u> /	9,10,11	Alt	118		ns
Ready hold time into device	<sup>t</sup> CHRYX	2/ V <sub>DD</sub> = 4.5 v <u>3</u> /	9,10,11	All	30		ns
Ready inactive to CLK	<sup>t</sup> RYLCL	2/ V <sub>DD</sub> = 4.5 v <u>3</u> /	9,10,11	All	-8		ns
CLK rise time	t <sub>CH1CH2</sub>	From 1.0 V to 3.5 V <u>13</u> / V <sub>DD</sub> = 4.5 V	9,10,11	All		10	ns
CLK fall time	t <sub>CL2CL1</sub>	From 3.5 V to 1.0 V <u>13</u> / V <sub>DD</sub> = 4.5 V	9,10,11	ALL		10	ns
RDY setup time into 82C84A	<sup>t</sup> R1VCL	C <sub>L</sub> = 100 pF, V <sub>DD</sub> = V <sub>DDL</sub> , f = 1 MHz, V <sub>DD</sub> = 4.5 V, 14/ 13/ 15/	9,10,11	All	35		ns
RDY hold time into 82C84A	<sup>t</sup> CLR1X	C <sub>L</sub> = 100 pF, V <sub>DD</sub> = V <sub>DDL</sub> , f = 1 MHz, V <sub>DD</sub> = 4.5 V, 13/14/ 15/	9,10,11	All	0		ns
Input rise time (except CLK)	t <sub>ILIH</sub>	From 0.8 V to 2.0 V V <sub>DD</sub> = 4.5 V <u>13</u> /	9,10,11	All	····	15	ns
nput fall time (except CLK)	tIHIL	From 2.0 V to 0.8 V V <sub>DD</sub> = 4.5 V <u>13</u> /	9,10,11	ALL		15	ns
See footnotes at end of	table.		1	· · · · · · · · · ·		1	<del>-                                    </del>
STANDARD MICROCIRCUIT DRAWING			SIZE A			59	62-9672
DEFENSE ELECT		UPPLY CENTER	F	REVISION	LEVEL	SHE	ET .

DESC FORM 193A JUL 94

**-** 9004708 0020237 26% **-**

查询"5962-967280 Test	Symbol	Conditions 1/ -55°C ≤ T <sub>A</sub> ≤ +125°C	Group A subgroups	Device type	Lis	nits	Unit
		unless otherwise specified			Min	Max	
MINIMUM COMPLEXITY SYST	EM TIMING						<del></del>
Address float delay	tCLAZ		9,10,11	ALL	tCLAX	80	ns
Status float delay	t <sub>CHSZ</sub>	_	9,10,11	ALL		80	ns
Data hold_time after WR	tWHDX	$C_L = 100 \text{ pF}, V_{DD} = V_{DDL},$ $f = 1 \text{ MHz } V_{DD} = 4.5 \text{ V}$ $\frac{9}{13}$	9,10,11	ALL	t <sub>CLCL</sub> -30		ns
Data hold time	t <sub>CLDX2</sub>		9,10,11	All	10		ns
MAXIMUM MODE SYSTEM TIM	ING (USING	82C88 BUS CONTROLLER)			<u> </u>		
Setup time for recognition (INTR, NMI, Test)	tINVCH	3/ 9/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	30		ns
RQ/GT setup delay	t <sub>GVCH</sub>	3/ 9/ V <sub>DD</sub> = 4.5 V	9,10,11	All	30		ns
RQ hold time into device	<sup>t</sup> CHGX	3/ 10/ 12/ 16/ 9/ V <sub>DD</sub> = 4.5 v	9,10,11	ALL	40	t <sub>CHCL</sub> +10	ns
Ready active to status passive	<sup>t</sup> RYHSH	3/ 9/ 12/ v <sub>DD</sub> = 4.5 v	9,10,11	ALL		110	ns
Status active delay	tcHSV	3/ 9/ <u>12</u> / V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	110	ns
Status inactive delay	<sup>t</sup> CLSH	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	10	130	ns
Address valid delay	<sup>t</sup> CLAV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	10	110	ns
Address hold time	t <sub>CLAX</sub>	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	10		ns
Data valid delay	t <sub>CLDV</sub>	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	Att	10	110	ns
Address float to read active	<sup>t</sup> AZRL	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	All	0		ns
RD active delay	tCLRL	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	165	ns
See footnotes at end of	table.			<del></del>			1
MICROC	STANDARI CIRCUIT DI	D RAWING	SIZE <b>A</b>			596	32-9672
DAYT	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISIO	SHEE	SHEET 9	

JUL 94 - 9004708 0020238 1T8 -

查询"5962-9672 <del>Test</del>	Symbol	Conditions 1/ -55°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
MAXIMUM MODE SYSTEM T	IMING (USIN	G 82C88 BUS CONTROLLER) - CON	INUED.				
RD inactive delay	<sup>t</sup> CLRH	3/ 9/ 12/ V <sub>DD</sub> = 4.5 v	9,10,11	ALL	10	150	ns
RD inactive to next address	<sup>t</sup> RHAV	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	t <sub>CLCL</sub> -45		ns
GT active delay	tCLGL	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	85	ns
GT inactive delay	tCLGH	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	10	85	ns
RD width	<sup>t</sup> RLRH	3/ 9/ 12/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL	2t <sub>CLCL</sub> -75		ns
Output rise time	toLOH	from 0.8 V to 2.0 V 2/ V <sub>DD</sub> = 4.5 V	9,10,11	ALL		20	ns
Output fall time	<sup>t</sup> OHOL	from 2.0 V to 0.8 V 2/ V <sub>DD</sub> = 4.5 V	9,10,11	Att		20	ns
MINIMUM COMPLEXITY SYS	TEM TIMING					-	<del></del>
CLK rise time	t <sub>CH1CH2</sub>	From 1.0 V to 3.5 V <u>13</u> / V <sub>DD</sub> = 4.5 V	9,10,11	ALL		10	ns
CLK fall time	t <sub>CL2CL1</sub>	From 3.5 V to 1.0 V <u>13</u> / V <sub>DD</sub> = 4.5 V	9,10,11	ALL		10	ns
DY setup time into 82C84A	<sup>t</sup> R1VCL	C <sub>L</sub> = 100 pF, V <sub>DD</sub> = V <sub>DDL</sub> , f = 1 MHz, V <sub>DD</sub> = 4.5 VL, 14/ 13/ 15/	9,10,11	ALL	35		ns
DY hold time into 82C84A	t <sub>CLR1X</sub>	$C_L = 100 \text{ pF}, V_{DD} = V_{DDL},$ $f = 1 \text{ MHz}, V_{DD} = 4.5 \text{ V},$ 13/14/15/	9,10,11	All	0		ns
nput rise time (except CLK)	t <sub>ILIH</sub>	From 0.8 V to 2.0 V V <sub>DD</sub> = 4.5 V <u>13</u> /	9,10,11	All		15	ns
nput fall time (except CLK)	tIHIL	From 2.0 V to 0.8 V V <sub>DD</sub> = 4.5 V <u>13</u> /	9,10,11	All		15	ns
ee footnotes at end of	table.						<del></del>
STANDARD MICROCIRCUIT DRAWING			SIZE <b>A</b>			596	2-96728
	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			EVISION	LEVEL A	SHEE	T

Test	Symbol	Conditions 1/ -55°C < T <sub>A</sub> < +125°C unless otherwise specified	Group A subgroups	Device type	1	Unii	
					Min	Max	
MAXIMUM MODE SYSTEM TIM	ING (USING	82C88 BUS CONTROLLER)			+		
Command active delay 15/	<sup>t</sup> CLML	C <sub>L</sub> = 100 pF, f = 1 MHz, V <sub>DD</sub> = 4.5 V	9,10,11	All	5	35	ns
15/ Command inactive delay	<sup>t</sup> CLMH		9,10,11	ALL	5	35	ns
Address float delay	<sup>t</sup> CLAZ	_	9,10,11	ALL	tCLAX	80	ns
Status float delay	tcHSZ	_	9,10,11	ALL		80	ns
Status valid to ALE high <u>15</u> /	<sup>t</sup> svlH		9,10,11	All		20	ns
Status valid to MCE high 15/	<sup>t</sup> sv <b>m</b> ch		9,10,11	ALL		30	ns
CLK low to ALE high valid <u>15</u> /	<sup>t</sup> CLLH		9,10,11	Ali		20	ns
ALE inactive delay <u>15</u> /	t <sub>CHLL</sub>		9,10,11	ALL	4	18	ns
15/ CLK low to MCE high	<sup>t</sup> CLMCH	13/	9,10,11	All		25	ns
MCE inactive delay <u>15</u> /	<sup>t</sup> CLMCL		9,10,11	Ali		15	ns
Data hold time	<sup>t</sup> CLDX2	f = 1 MHz V <sub>DD</sub> = 4.5 V C <sub>L</sub> = 100 pF,	9,10,11	ALL	10		ns
Control active delay	<sup>t</sup> cvnv		9,10,11	ALL	5	45	ns
Control inactive delay	<sup>t</sup> cvnx		9,10,11	All	10	45	ns
Direct control active delay	<sup>t</sup> CHDTL		9,10,11	Alt		50	ns
Direct control inactive delay	<sup>t</sup> CHDTH	-	9,10,11	All		30	ns

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-96728

REVISION LEVEL
A

11

DESC FORM 193A JUL 94

**9**004708 0020240 856 🖿

TABLE I. Electrical perform  1查询 = 5962 9672801 VOC "共立管理 to be perform  24 Min/Max in a security of the string to be performed."	ance characterist	tics - Continued.	
3/ Verified on GO-NO GO test.			
4/ Interchanging of force and sense conditions is permi 5/ I <sub>BHH</sub> should be measured after raising V <sub>IN</sub> to V <sub>DD</sub> and following pins; 2-16, 26-32, 34-39.	tted. then lowering t	o valid input high level	of 3.0 V on the
following: pins 2-16, 34-39.	d then raising t	o valid input low level o	f 0.8V on the
$I$ / $I_{DDSB}$ tested during clock high time after HALT instring.  8/ $V_{IL} = 0.4 \text{ V}$ , $V_{IH} = 2.6 \text{ V}$ , $V_{ILC} = 0.4 \text{ V}$ , $V_{ICH} = V_{DD}$	uction execution	V, V <sub>OH</sub> ≥ 1.5 V.	
8/ VIL = 0.4 V, VIH = 2.6 V, VILC = 0.4 V, VICH = VDD - 9/ VDD = 4.5 V, f = 1 MHz, VI = 0.4 V, VIH = 2.6 V, VIH = 10/ Applies only to T2 state (8 ns into T3).  11/ Setup requirement for asynchronous signal to guarant	LC = 0.4 V, VIHC tee recognition (	= V <sub>DD</sub> -U.4 V, V <sub>QL</sub> ≤ 1.5 v at next clock.	v, v <sub>OH</sub> ≥ 1.5 v.
<ul> <li>12/ Load capacitance C<sub>L</sub> = 100 pF.</li> <li>13/ This parameter is guaranteed but not tested. This parameter is guaranteed but not tested. This parameter is characteristic.</li> </ul>			esign or process
14/ Setup requirement for asynchronous signal only to gu 15/ Signal at 82084A or 82088 shown for reference only.			
16/ Status lines return to their inactive (logic one) st	ate after CLK go	oes low and READY goes hig	ph.
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE <b>A</b>		5062 06720
		REVISION LEVE	5962-96728
DAYTON, OHIO 45444		REVISION LEVEL A	12
DESC FORM 193A  JUL 94  9004708 0020241	702		

Powered by ICminer.com Electronic-Library Service CopyRight 2003

**--** 9004708 0020241 792 **--**

查询"5962-9672801VOC"供应商

Device type		01	
Case outline	9		
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	GND	21	RESET
2	AD14	22	READY
3	AD13	23	TEST
4	AD12	24	QS1 (INTA)
5	AD11	25	QSO (ALE)
6	AD10	26	SO (DEN)
7	AD9	27	S1 (DT/R)
8	AD8	28	S2 (M/10)
9	AD7	29	LOCK (WR)
10	AD6	30	RQ/GT1 (HLDA)
11	AD5	31	RQ/GTO (HOLD)
12	AD4	32	R D
13	AD3	33	MN/MX
14	AD2	34	BHE/S7
15	AD1	35	A19/S6
16	AD0	36	A18/S5
17	MMI	37	A17/S4
18	INTR	38	AD16/S3
19	CLK	39	AD15
20	GND	40	v <sub>DD</sub>

FIGURE 1. <u>Terminal connection</u>.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-96728

REVISION LEVEL
A

13


DESC FORM 193A

JUL 94

**9004708 0020242 629** 

# 查询"5962-9672801VQC"供应商 EXECUTION UNIT RELOCATION RESISTER FILE REGISTER FILE DATA POINTER SEGMENT REGISTERS INDEX REGS MSTRUCTION POINTER 16-BIT ALU OUS INTERFACE UNIT A, A, ATVI TOTA, SEN, ALE, NOTO - LOCK CONTROL AND TIMING 250,051 <u>⋾</u>> इ.इ.ऊ CLK RESET READY HILTER MEMORY INTERFACE C-BUS ES C\$ BUS INTERFACE UNIT \$\$ 03 IP EXECUTION UNIT CL EXECUTION UNIT OL 51 DI FIGURE 2. Functional diagram. SIZE **STANDARD** Α MICROCIRCUIT DRAWING 5962-96728 **DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL** SHEET 14 DESC FORM 193A 9004708 0020243 565 🖿

**JUL 94** 



### Note:

All signals switch between V<sub>OH</sub> and V<sub>OL</sub> unless otherwise specified.
 RDY is sampled near the end of 12, 13, TW to determine if TW machines states are to be inserted.

3. Two INTA cycles run back-to-back. The MD80C86 local ADDR/DATA bus is inactive during both INTA cycles. Control signals are shown for the second INTA cycle.

4. Signals at MD82C85 are shown for reference only.

5. All timing measurements are made at 1.5 V unless otherwise specified.

6. The Coprocessor may not drive the busses outside the region shown without risking contention.

All input signals (other than CLK) must switch between  $V_{I\downarrow}$  Max - 0.4 V and  $V_{I\downarrow}$  MIN + 0.4. CLK must switch between 0.4 V and 3.9 V.  $t_R$  and  $t_F$  must be less than or equal to 15 ns. CLK  $t_r$  and  $t_f$  must be less than or equal to 10

8. Cascade address is valid between first and second INTA cycle.

Figure 3. <u>Timing waveform and load circuit</u>.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET 15

DESC FORM 193A

JUL 94

9004708 0020244 471 🖿

# 查询"5962-9672801VQC"供应商



### NOTES:

- 1.
- Unless otherwise specified, all signals switch between  $V_{QH}$  and  $V_{QL}$ . RDY <u>is s</u>sampled near the end of T2, T3, TW to determine if TW machines states are to be <u>inserted</u>. Two INTA cycles run back-to-back. The device local <u>ADDR</u>/DATA bus is inactive during both INTA cycles. Control for pointer address is shown for the second INTA cycle.
- Signals at 82085 are shown for reference only.
- 6. Unless otherwise specified, all timing measurements are made at 1.5  $\rm V.$


FIGURE 3. <u>Iiming waveform and load circuit</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET 16

DESC FORM 193A

**JUL 94** 

9004708 0020245 338



#### NOTES:

- Unless otherwise specified, all signals switch between  $V_{OH}$  and  $V_{OL}$ . RDY is sampled near the end of T2, T3, TW to determ<u>ine</u> if TW machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycle.
- Two INTA cycles run back-to-back. The device local ADDR DATA bus is inactive during both INTA cycles. Control for pointer address is shown for the second INTA cycle.
- Signals at device at 82C85 and 82C88 are shown for reference only.
- The issuance of the device command and control signals (MRDC MWTC, ANWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high of MD82C88 CEN.
- Unless otherwise specified, all timing measurements are made at 1.5 V.
- Status inactive in state just prior to T4.

FIGURE 3. <u>liming waveform and load circuit</u> - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET <b>17</b>

DESC FORM 193A

**JUL 94** 

**9004708 0020246 274 📼** 

# 查询"5962-9672801VQC"供应商



### NOTES:

- Unless otherwise specified, all signals switch between V<sub>OH</sub> and V<sub>OL</sub>.
   RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
   Cascade address is valid between first and second INTA cycle.
- Two INTA cycles run back-to-back. The device local ADDR/DATA bus is inactive during both INTA cycles. Control for the pointer address is shown for the second INTA cycle.
- Signals for devices 82085 and 82088 are shown for reference only.
- The issuance of the 82088 command and control signals (MRDC MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82088 CEN.
- Unless otherwise specified, all timing measurements are made at 1.5  $\rm V.$
- Status inactive in state just prior to 14.

FIGURE 3. <u>Timing waveform and load circuit</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET <b>18</b>

**DESC FORM 193A JUL 94** 

**■ 9004708 0020247 100 ■** 

CLK 查询"5962-9672801VQC"供应商 SEE NOTE 1 INTR TEST ASYNCHRONOUS SIGNAL RECOGNITION ≥50 µs <sup>t</sup>CLAV CLK <sup>E</sup>CLAV LOCK BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY) RESET ≥ 4 CLK CYCLES RESET TIMING CLGL <sup>t</sup>CLCL PUL SE <sup>t</sup>CLGH <sub>F</sub>CHBX GT RO/GT PULSE 1 PULSE 13 COPROCESSOR COPROCESSOR PREVIOUS GRANT - <sup>t</sup>claz RO RELEASE AD15-AD0 t<sub>CHSV</sub> RD.LOCK BHE/S7.A19/S6-A16/S3 SEE NOTE 2 S2, S1, S0 REQUEST/GRANT SEQUENCE TIMING CYCLES CLK tHVCH HOLD <sup>t</sup>CLHAV HLDA

AD15-AD0 COPROCESSOR <sup>⊢ t</sup>cHSV BHE/S7, A19/S6-A16/S3 RD.WR.M/IO.DT/R.DEN

HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM HODE ONLY)

### Note:

- Setup requirement for asynchronous signal only to guarantee recognition at next clock.
- 2. The coprocessor may not drive the buses outside the region shown without risking contention.

FIGURE 3. <u>liming waveform and load circuit</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET 19

DESC FORM 193A

**JUL 94** 

9004708 0020248 047 📟

### 4. QUALITY ASSURANCE PROVISIONS

- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535, or as modified in the device manufacturers approved Quality Management (QM) plan.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 or as modified in the device manufacturers QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table IIA herein.
    - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
    - C. Subgroup 4 (C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>I/O</sub> measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance, A minimum sample size of 5 devices with zero rejects shall be required.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET 20

DESC FORM 193A

JUL 94

■ 9004708 0020249 T83 ■

# TABLE IIA. <u>Electrical test requirements</u>.

查询"596<del>2-9672801VQC"供应商</del>

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9
Final electrical parameters (see 4.2)	1,2,3,7,8,9, 1/ 10,11	1,2,3,7,8, <u>1</u> / 9,10,11	1,2,3,7,8 2/ 9,10,11 3/
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11
Group C end-point electrical parameters (see 4.4)	1,2,3,7,8,9 10,11	1,2,3,7,8,9	1,2,3,7,8,9 10,11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9

- 1/ PDA applies to subgroup 1and 7.
- 2/ PDA applies to subgroups 1,7 and deltas.
- 3/ Delta limits as specified in Tabel IIB herein shall be required when specified and the delta values shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in delta parameters (+25°).

Parameter	Symbol	Delta limits	
Standby power supply current	I CCSB	±100 μA	
Output leakage current	IOZL, IOZH	±2 μA	
Input leakage current	IIH, IIL	±200 μA	

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-1-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-1-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE <b>A</b>		5962-96728
	REVISION LEVEL A	SHEET 21

DESC FORM 193A

**JUL 94** 

| 9004708 0020250 7T5 🖿

- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein. 查询"5962-9672801VQC"供应商
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit V<sub>SS</sub> terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:

<u>Pin symbol</u>	<u>Iype</u>	Description
AD 15 - AD 0	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T1) and data (T2, T3, TW, T4) bus. AO is analogous to BHE for the lower byte of the data bus, pins D7-D0. It is LOW during T1 when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight bit oriented devices tied to the lower half would normally use AO to condition chip select functions (see BHE). These lines are active HIGH and are held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence".
A19/S6 A18/S5 A17/S4 A16/S3	o	ADDRESS/STATUS: During T1, these are the four most significant address lines for memory operations. During I/O operations these lines are low. During memory and I/O operations, status information is available on these lines during T2, T3, TW, T4, S6 is always zero. The status of the interrupt enable. FLAG bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as shown.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96728
		REVISION LEVEL A	SHEET <b>22</b>

DESC FORM 193A

**JUL 94** 

9004708 0020251 631

Pin symbol **Iype** <u>Description</u> - Continued. 查询"5962-9672801VQC"供应能 information indicates which segment register is presently being used for data These lines are held at high impedance to the last valid logic level during local bus "hold acknowledge" or "grant sequence". **S4 S**3 Characteristics 0 0 Alternate data 0 Stack 1 O Code or none Data 8 H E/S7 BUS HIGH EMABLE/STATUS: During T1 the bus high enable signal (BHE) should be used to enable data onto the most significant half of the data bus, pins D15-D8. Eight bit oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during T1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S7 status information is available during T2, T3, and T4. The signal is active LOW, and is held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence"; it is LOW during T1 for the first interrupt acknowledge cycle. BHE AO Characteristics n 0 Whole word 0 Upper byte from/to odd address Ω Lower byte from/to odd address RD READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the M/IO or  $S2\_pin$ . This signal is used to read devices which reside on the device local bus. RD is active LOW during T2, T3, and TW of any read cycle, and is guaranteed to remain HIGH in T2 until the device local bus has floated. This line is held at a high impedance logic one state during "hold acknowledge" or "grant sequence". READY READY: Is the acknowledgment from the addressed memory or I/O device that will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C84A clock generator to form READY. This signal is active HIGH. The device READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met. INTR ī INTERRUPT REQUEST: Is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH. TEST TEST: Input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK. NMI NON-MASKABLE INTERRUPT: Is an edge triggered input which causes a type 2 interrupt. An interrupt service routine is called via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized. RESET RESET: Causes the processor to immediately terminate its present activity. The signal must change from LOW to HIGH and remain active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized. SIZE STANDARD Α MICROCIRCUIT DRAWING 5962-96728 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** DAYTON, OHIO 45444 SHEET Α 23

DESC FORM 193A JUL 94

**■** 9004708 0020252 578 **■** 

Pin_symbol	<u>Iype</u>	Description - Continu	ued.		
長的 0902-8	907280 <sub>1</sub> 1 VQC	<u>Description</u> - Continu 共立 CLOCK: Provides the asymmetric with a 33	basic timing for percent duty cy	or the processor and bus vole to provide optimized	controller. It is internal timing.
v <sub>DD</sub>		V <sub>DD</sub> : +5 V power sup recommended for deco	ply pin. A 0.1 upling.	μF capacitor between pin	20 and pin 40 is
GND 		GND: Ground. Note: and pin 20 is recomm	Both must be dended for decoup	onnected. A 0.1 $\mu$ F capa oling.	citor between pin 1
MN/M X	I	MINIMUM/MAXIMUM: In modes are discussed	dicates what mod in the following	le the processor is to op	erate in. The two
M/10	0	preceding a bus cycle	access from an and remains va	o S2 in the ma <u>xi</u> mum mode I/O access. M/IO become lid until the final T4 o mpedance logic one during	s valid in the T4
WR	o	cycle, depending on	. It is active	is_performing a_write me M/IO signal. WR is act LOW, and is held to high	1146 Kan TO TO
INTA	0	INTERRUPT ACKNOWLEDGE It is active LOW duri never floated.	: Is used as a ng T2, T3, and T	read strobe for interrup W of any write cycle. N	ot acknowledge cycles lote that INTA is
ALE	0	ADDRESS LATCH ENABLE: 82C82/82C83 address lany bus cycle. Note	BLCO. IT IS A M	the processor to latch IGH pulse active during or floated.	the address into the clock LOW of T1 of
DT/R	0	transceiver. Logical	y, DT/R is equi for M/IO (T = )	a minimum system that de- ol the direction of data valent to S1 in maximum HIGH, R = LOW). DT/R is "hold acknowledge".	flow through the
DEN	0	DATA ENABLE: Provided system which uses the access and for INTA a middle of T2 until the	l as an output extransceiver. Doycles. For a remiddle of T4, the middle of T4	mable for a bus transceive EN is active LOW during ead or INTA cycle it is while for a write cycle  LOW INTA CAN A Price to a big	each memory and I/O active from the
HOLD HLDA	I	issue a "hold" will a cycle. Simultaneously local bus and control will lower HLDA, and w drive the local bus an	"hold acknowledg with the issuar lines. After HO hen the processo d control lines.		ng the "hold" will of a T4 or T1 clock or will float the LOW, the processor ycle, it will again
\$0,\$1,\$2	o	STATUS: Is active dur (1,1,1) during T3 or d 82C88 bus controller t change by S2, S1, or	ing T4, T1, and uring TW when RE ogenerate all m SO during T4 is	tternal synchronization s the setup time.  T2 and is returned to the ADY is HIGH. This statument and I/O access consused to indicate the bestate in T3 or TW is used	e passive state s is used by the trol signals. Any
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE <b>A</b>		5962-96728	
			REVISION LEVEL	SHEET	

Powered by ICminer.com Electronic-Library Service CopyRight 2003

**9**004708 0020253 404 **1** 

Pin symbol <u>Iype</u> <u>Description</u> - Continued. 查询"5962-9672801VQC"供应商 these signals are held at a high impedance logic one state during "grant S 2 S 1 S O Characteristics 0 0 0 Interrupt acknowledge 0 n 1 Read I/O port 0 Write I/O port 0 1 Halt n Λ Code access n Read memory 0 Write memory **Passive** RO/GIO REQUEST/GRANT: Pins are used by other local bus masters to force the processor to 1/0 RQ/GT1 release the local bus at the end of the processor's current bus cycle. Each pin is bi-directional with RQ/GTO having higher priority than RQ/GT1. RQ/GT has an internal pull-up bus hold device so it\_may\_be left unconnected. The request/grant sequence is as follows (see RQ/GT sequence timing). 1. A pulse of 1 CLK wide from another local bus master indicates a local bus request ("hold") to the device (pulse 1). 2. During a T4 or T1 clock cycle, a pulse 1 CLK wide from the device to the requesting master (pulse 2) indicates that the device has allowed the bus to float and that it will enter the "grant sequence" state at next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "grant sequence". 3. A pulse 1 CLK wide from the requesting master indicates to the device (pulse 3) that the "hold" request is about to end and that the device can reclaim the local bus at the next CLK. The CPU then enters T4 (or T1 if no bus cycles pending). Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active low. If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4 of the cycle when all the following conditions are met: 1. Request occurs on or before T2. 2. Current cycle is not the low byte of a word (on an odd address). Current cycle is not the first acknowledge of an interrupt acknowledge sequence. A locked instruction is not currently executing. If the local bus is idle when the request is made the two possible events will 1. Local bus will be released during the next cycle. 2. A memory cycle will start within three clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied. LOCK LOCK: Output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and is held at a HIGH impedance logic one state during "grant sequence". In MAX mode, LOCK is automatically generated during T2 of the first INTA cycle and removed during T2 of the second INTA cycle. SIZE STANDARD Α MICROCIRCUIT DRAWING 5962-96728 **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL DAYTON, OHIO 45444 SHEET 25 DESC FORM 193A 9004708 0020254 340 🖿 JUL 94

Pin symbol <u>Description</u> - Continued.

as1, 查询"5962-9672801VQC"供应 QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed.

> QS1 and QS2 provide status to allow external tracking of the internal device instruction queue. Note that QS1, QS0 never become high impedance.

<b>QS1</b>	<b>9</b> 50	
0	0	No operation
0	1	First byte of Op code from queue
1	0	Empty the queue
1	1	Subsequent byte from queue

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN <u>under new system</u>	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML - 38534	MIL-BUL-103
New MIL-1-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

## 6.7 Sources of supply.

- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

**STANDARD** MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE <b>A</b>		5962-96728
<u>.</u>	REVISION LEVEL A	SHEET 26

**DESC FORM 193A** JUL 94

9004708 0020255 287

59373