

82C862

Dual Controller

Quad Port USB

Preliminary Data Book CONFIDENTIAL

912<mark>-20</mark>00-030 Revision 1.0



Copyright

Copyr**通饱** 892 892 (横如南 ights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, manual, or otherwise, without the prior written permission of OPTi Inc., 1440 McCarthy Blvd. Milpitas, CA 95035.

Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

1440 McCarthy Blvd. Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com



TABLE OF CONTENTS

1.0	FEATURES	1
2.0	OVERVIEW	
3.0	SIGNAL DEFINITIONS	2
	3.1.1 Terminology/Nomenclature Conventions	
3.2	••	
3.3		
	3.3.1 Clock and Reset Interface Signals	
3	3.3.2 PCI Bus Interface Signals	
	3.3.3 USB Interface Signals	
3	3.3.4 Host Controller shared signals: PME#, SMI#, REQ#, GNT#	
3	3.3.5 Legacy and Interrupt Interface Signals	
3	3.3.6 Power and Ground Pins	
3	3.3.7 Strap Options	11
4.0	FUNCTIONAL DESCRIPTION	13
4.1		
4.2		
4.3		
4.4		15
4	4.4.1 Putting FireLink into USBSuspend State	
4	4.4.2 Powering Down the USB I/O Cells	
4	4.4.3 Stopping the 48MHz USB Clock	
4	4.4.4 Using CLKRUN#	
4	4.4.5 Stopping the Internal PCI Clocks	
4	4.4.6 Power Control Modes	
4.5		
4	4.5.1 Legacy Support	20
	4.5.2 Intercept Port 60h and 64h Accesses	20
4.6	GENERAL PURPOSE PINS	21
5.0	REGISTER DESCRIPTIONS	
5.1		
	5.1.1 Programming Differences from 82C861 Component	23
-	5.1.2 PCĬCFG 00ĥ-FFh	
5.2	2 Host Controller Register Space	29
	5.2.1 MEMOFST 00h-5Ch	
	5.2.2 Legacy Support Registers	
5	5.2.3 MEMOFST 100h-1Fh (Legacy Support Registers)	39
6.0	ELECTRICAL RATINGS	41
6.1	ABSOLUTE MAXIMUM RATINGS	41
6.2	P DC CHARACTERISTICS:	41
6.3		
6	6.3.1 PCI Bus AC Timings	
6	6.3.2 USB AC Timings: Full Speed Source	43
6	6.3.3 USB AC Timings: Low Speed Source	
7.0	MECHANICAL PACKAGE OUTLINES	46
8.0	NAND TREE TEST MODE	Δ7

82C862

查询"82C862"供应商





1.0 **Features**

Figure 1.

- · Compliant with USB rev. 1.1 specification
- · Fully compatible with USB OHCI specification
- Two independent host controllers, two ports each, making FireLink USB a multi-function PCI device
- · Second host controller can be disabled if not used
- Clock input can be derived from either a 12MHz crystal or a 48MHz oscillator
- Clocks can be turned off when not in use to save power
- Core operates at 3.3V; PCI inputs are 5V-tolerant
- · Incorporates PCI Power Management, supporting very low power standby modes

82C862 FireLink USB Block Diagram


- Implements CLKRUN# pin to support hardwareenforced power-down
- · Packaged as 100-pin LQFP (Low-profile Quad Flat
- Supported by Windows 98, Windows 2000, and Windows CE

2.0 Overview

This document describes the OPTi FireLink USB (82C862) controller.

This PCI-to-USB bridge is unique in that it consists of two independent dual-port controllers, each sharing only the common PCI bus connection. This arrangement allows for a total Universal Serial Bus bandwidth of 24Mb/s, divided into 12Mb/s for each pair of ports.

Figure 1 provides a block diagram of the overall functionality of the chip.



912-2000-030 Page 1

82C862

查询"82C862"供应商





3.0 Signal Definitions

3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used extensively. This is done to avoid confusion when working with a mixture of active low and active high signals. The term assert, or assertion indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation indicates that a signal is inactive.

The tables in this section use several common abbreviations. Table 1 lists the mnemonics and their meanings. Note that TTL/CMOS/Schmitt-trigger levels pertain to inputs only. Outputs are driven at CMOS levels.


Table 1. Signal Definitions Legend

Mnemonic	Description
Analog	Analog-level compatible
CMOS	CMOS-level compatible
Dcdr	Decoder
Diff	Differential signal pair
Ext	External
G	Ground
1	Input
Int	Internal
I/O	Input/Output
Mux	Multiplexer
NIC	No Internal Connection
0	Output
OD	Open drain
Р	Power
PD	Pull-down resistor
PU	Pull-up resistor
S	Schmitt-trigger
S/T/S	Sustain Tristate
TTL	TTL-level compatible

82C862

Figur 2月 1820年 1902 In 長 law ram (Note)

Note: Figure 3-1 shows a pin diagram of the 82C862 packaged in an LQFP (Low-profile Quad Flat Pack, square). Refer to Section 6.0, "Mechanical Package Outlines" for details regarding packaging.



3.2 Numerical Pin Cross-Reference List

Pin No.	Signal Name	Power Plane
1	INTA#	VCC
2	AD2	
3	AD1	
4	AD0	
5	GND	
6	X1/CLK48	
7	VCC	
8	X2	
9	AGND_PLL	AVCC_PLL
10	AVCC_PLL	
11	DGND_USB	DVCC_USB
12	AGND_USB	AVCC_USB
13	D1+	
14	D1-	
15	D2+	
16	D2-	
17	AVCC_USB	
18	DVCC_USB	DVCC_USB
19	RESET#	VCC
20	GND	
21	TEST0	
22	VCC	
23	PWRFLT2	
24	PWRON2	
25	TEST1	
26	DVCC_USB	DVCC_USB
27	AVCC_USB	AVCC_USB
28	D4-	
29	D4+	
30	D3-	
31	D3+	
32	AGND_USB	
33	DGND_USB	DVCC_USB
34	PCICLK	VCC

Pin No.	Signal Name	Power Plane
35	GNT#	VCC
36	REQ#	
37	AD31	
38	AD30	
39	AD29	
40	GND	
41	VCC	
42	AD28	
43	AD27	
44	AD26	
45	AD25	
46	CLKRUN#	
47	GND	
48	AD24	
49	C/BE3#	
50	IDSEL	
51	AD23	
52	AD22	
53	PWRON1#	
54	PWRFLT1#	
55	AD21	
56	AD20	
57	AD19	
58	AD18	
59	GND	
60	VCC	
61	AD17	
62	AD16	
63	C/BE2#	
64	FRAME#	
65	VCC	
66	GND	
67	IRDY#	
68	TRDY#	

Pin No.	Signal Name	Power Plane
69	DEVSEL#	VCC
70	STOP#	
71	PERR#	
72	PME#	
73	PWRON3#	
74	PWRFLT3#	
75	SERR#	
76	PAR	
77	C/BE1#	
78	AD15	
79	AD14	
80	GND	
81	VCC	
82	AD13	
83	AD12	
84	AD11	
85	GND	
86	AD10	
87	AD9	
88	AD8	
89	C/BE0#	
90	PWRON4#	
91	PWRFLT4#	
92	VCC	
93	AD7	
94	AD6	
95	AD5	
96	GND	
97	SMI#	
98	INTB#	
99	AD4	
100	AD3	



82C862

查询"82C862"供应商

3.3 Signal Descriptions

3.3.1 Clock and Reset Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
PCICLK	34	I	PCI Clock: This input provides timing for all cycles on the host PCI bus; normally 33MHz. All other PCI signals are sampled on the rising edge of PCLK (timing parameters refer to this edge).
X1/CLK48 X2	6 8	0	USB Clock: The CLK48 input provides timing for USB data signals; this clock must be 48MHz for proper USB operation. As an option, a 12MHz crystal can be connected across X1 and X2, in which case an internal PLL will develop the 48MHz signal. Refer to the TEST0-TEST1 strap options for selecting the mode of operation.
RESET#	19	0	Reset: If RESET# is asserted for a minimum of 1µs while PCICLK is stable at 33MHz, it causes the 82C862 to enter its default state (all registers are set to their default values).
			AD[31:0], C/BE[3:0]#, and PAR are always driven low by the 82C862 synchronously from the leading edge of RESET# and are always tristated from the trailing edge of RESET#. FRAME#, IRDY#, TRDY#, STOP#, and DEVSEL# are tristated from the leading edge of RESET# and remain so until driven as either a master or slave by the 82C862. RESET# may be asynchronous to PCICLK when asserted or negated, however, negation must occur with a clean, bounce-free edge.

3.3.2 PCI Bus Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
AD[31:0]	37:39, 42:45, 49, 51, 55:58, 61:62, 78:79, 82:84, 86:88, 93:95, 99:100, 2:1	I/O	Address and Data Lines 31 through 0: This bus carries the address and/or data during a PCI bus cycle. A PCI bus cycle has two phases - an address phase which is followed by one or more data phases. During the initial clock of the bus cycle, the AD bus contains a 32-bit physical byte address. AD[7:0] is the least significant byte (LSB) and AD[31:24] is the most significant byte (MBS). After the first clock of the cycle, the AD bus contains data. When the 82C862 is the target, AD[31:0] are inputs during the address phase. For the data phase(s) that follow, the 82C862 may supply data on AD[31:0] in the case of a read or accept data in the case of a write. When the 82C862 is the master, it drives a valid address on AD[31:2] during the address phase, and drives write or accepts read data on AD[31:0] during the data phase. As a master, the 82C862 always drives AD[1:0] low.
C/BE[3:0]#	49, 63, 77, 89	I/O	Bus Command and Byte Enables 3 through 0: These signals provide the command type information during the address phase and carry the byte enable information during the data phase. C/BE0# corresponds to byte 0, C/BE1# to byte 1, C/BE2# to byte 2, and C/BE3# to byte 3. If the 82C862 is the initiator of a PCI bus cycle, it drives C/BE[3:0]#. When it is the target, it samples C/BE[3:0]#.

查询"82C862"(共应商		
PAR	76	0	Even Parity: The 82C862 calculates PAR for both the address and data phases of PCI cycles. PAR is valid one PCI clock after the associated address or data phase, but may or may not be valid for subsequent clocks. It is calculated based on 36 bits - AD[31:0] plus C/BE[3:0]#. "Even" parity means that the sum of the 36 bit values plus PAR is always an even number, even if one or more bits of C/BE[3:0]# indicate invalid data.
FRAME#	64	I/O (s/t/s)	Cycle Frame: This signal is driven by the current PCI bus master to indicate the beginning and duration of an access. The master asserts FRAME# at the beginning of a bus cycle, sustains the assertion during data transfers, and then negates FRAME# in the final data phase.
			FRAME# is an input when the 82C862 is the target and an output when it is the initiator.
			FRAME# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or slave by the 82C862.
IRDY#	67	I/O (s/t/s)	Initiator Ready: IRDY#, along with TRDY#, indicates whether the 82C862 is able to complete the current data phase of the cycle. IRDY# and TRDY# are both asserted when a data phase is completed.
			During a write, the 82C862 asserts IRDY# to indicate that it has valid data on AD[31:0]. During a read, the 82C862 asserts IRDY# to indicate that it is prepared to accept data.
			IRDY# is an input when the 82C862 is a target and an output when it is the initiator.
			IRDY# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or a slave by the 82C862.
TRDY#	68	I/O (s/t/s)	Target Ready: TRDY#, along with IRDY#, indicates whether the 82C862 is able to complete the current data phase of the cycle. TRDY# and IRDY# are both asserted when a data phase is completed.
			When the 82C862 is acting as the target during read and write cycles, it performs in the following manner:
			1. During a read, the 82C862 asserts TRDY# to indicate that it has placed valid data on AD[31:0].
			2. During a write, the 82C862 asserts TRDY# to indicate that is prepared to accept data.
			TRDY# is an input when the 82C862 is the initiator and an output when it is the target.
			TRDY# is tristated from the leading edge of RESET# and remains so until driven as either a master or a slave by the 82C862.
STOP#	70	I/O (s/t/s)	Stop: STOP# is an output when the 82C862 is the target and an input when it is the initiator. As the target, the 82C862 asserts STOP# to request that the master stop the current cycle. As the master, the assertion of STOP# by a target forces the 82C862 to stop the current cycle.
			STOP# is tristated from the leading edge of RESET# and remains so until driven by the 82C862 acting as a slave.



82C862

查询"82C862"供应商					
DEVSEL#	69	I/O (s/t/s)	 Device Select: The 82C862 claims a PCI cycle via positive decoding by asserting DEVSEL#. As an output, the 82C862 drives DEVSEL# for two different reasons: 1. If the 82C862 samples IDSEL active in configuration cycles, DEVSEL# is asserted. 2. When the 82C862 decodes an internal address or when it subtractively decodes a cycle, DEVSEL# is asserted 		
			When DEVSEL# is an input, it indicates the target response to an 82C862 master-initiated cycle. DEVSEL# is tristated from the leading edge of RESET# and remains so until driven by the 82C862 acting as a slave.		
IDSEL	50	I	Initialization Device Select: This signal is the "chip select" during configuration read and write cycles. IDSEL is sampled by the 82C862 during the address phase of a cycle. If IDSEL is found to be active and the bus command is a configuration read or write, the 82C862 claims the cycle with DEVSEL#.		
PERR#	71	I/O	Parity Error: The 82C862 uses this line to report data parity errors during any PCI cycle except a Special Cycle.		
SERR#	75	I	System Error: The 82C862 uses this line to report address parity errors and data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.		
REQ#	36	0	Bus Request: REQ# is asserted by the 82C862 to request ownership of the PCI bus.		
GNT#	35	I	Bus Grant: GNT# is sampled by the 82C862 for an active low assertion, which indicates that it has been granted use of the PCI bus.		
CLKRUN#	46	I/O	Clock Run: The CLKRUN# function is available on this pin and can be used to reduce chip power consumption during idle periods. It is an I/O sustained tristate signal and follows the PCI 2.1 defined protocol.		
GPIO2			General Purpose I/O pin 2: These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.		


3.3.3 USB Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
D1+/D1-	13/14	diff	USB Port 1 Differential Data Pair: This pair comes from the first controller.
D2+/D2-	15/16	diff	USB Port 2 Differential Data Pair: This pair comes from the first controller.
D3+/D3-	28/29	diff	USB Port 3 Differential Data Pair: This pair comes from the second controller.
D4+/D4-	30/31	diff	USB Port 4 Differential Data Pair: This pair comes from the second controller.
PWRON1# PWRON2# PWRON3# PWRON4#	53 24 73 90	0	Power On Lines 1, 2, 3 and 4: These outputs are used to switch port VCC for the respective USB port. The controlled VCC is used only by the device connected to the port, and is not used by the 82C862 controller.
PWRFLT1# PWRFLT2# PWRFLT3# PWRFLT4#	54 23 74 91	I	Power Fault Lines 1, 2, 3 and 4: These inputs indicate that an over-current fault has occurred on the respective USB port. Their polarity can be both strap- and software-controlled: Refer to the Strap Options section for details.



3.3.4 Host Controller shared signals: PME#, SMI#, REQ#, GNT#

Several other signals are shared by both host controllers in addition to the bused PCI signals. The shared signals are all active low. The diagram below best explains the internal connections of the 82C862 device.



3.3.5 Legacy and Interrupt Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
SMI#	97	0	System Management Interrupt: This signal is used to request a System Management Mode (SMM) interrupt. It can be connected to a spare EPMI pin on the host chipset.
GPIO4			General Purpose I/O pin 4: These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.
PME#	72	special	Power Management Event: This signal is used to wake up the system from a PCI Power Management (PCI/PM) power saving mode. This pin is normally tristated and is driven low when active.
			Note: When unpowered, the PME# driver output circuit will not be damaged if PME# is powered from another source. Moreover, once power is removed from the chip, this pin does not present a current path to ground.
GPIO3			General Purpose I/O pin 3: These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.
INTA#	1	0	PCI Interrupt A: This signal can be connected to a PCI interrupt line.
TEST0	21	I/O	TEST Pin 0: This pin is sampled by the chip at reset time to put the logic into a test mode if needed. See the STRAP OPTIONS section for details.
GPIO0			General Purpose I/O pin 0: These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.
TEST1	25	I/O	TEST Pin 1: This pin is sampled by the chip at reset time to put the logic into a test mode if needed. See the STRAP OPTIONS section for details.
GPIO1			General Purpose I/O pin 1: These pins can be written or read by specific application software. Refer to PCICFG 53-55h for information.

82C862

3.3.6查函数 and 医应纳 Pins

Signal Name	Pin No.	Pin Type	Signal Description
VCC	7, 22, 41, 60, 65, 81, 92,	Р	3.3V Power Connection: Core voltage is always 3.3V. However, the PCI interface can be 5V as the PCI inputs are 5V-tolerant.
AVCC_PLL	10	Р	PLL Analog Power: Connect to low-noise 3.3V.
AVCC_USB	17, 27	Р	USB I/O Analog Power: Connect to low-noise 3.3V.
DVCC_USB	18, 26	Р	USB I/O Digital Power: Connect to 3.3V.
GND	20,40,47, 59,66,80, 85,96	G	Core Digital Ground: Connect to board ground.
AGND_PLL	9	G	PLL Analog Ground: Connect to same board ground as GND.
AGND_USB	12, 32	G	USB I/O Analog Ground: Connect to same board ground as GND.
DGND_USB	11, 33	G	USB I/O Digital Ground: Connect to same board ground as GND.

查询"82C862"供应商

3.3.7 Strap Options

The 82C862 component offers several operating mode choices at power-up time. These choices are selected through a strap resistor that pulls the related pin either up or down to the required level. A 4.7k ohm resistor is recommended.

Table 2. Strap Selected Options

Pin		Mode			
PWRON3#		Enable/Disable Second Host			
	1	Enable Second USB Host Controller (Function 1) [DEFAULT]			
	0	Disable Second USB Host Controller. All clocks going to the logic for the second host are stopped to reduce power consumption.			
TEST0	TEST1	Mode Operation			
0	0	PLL Operational Mode using 12 MHz crystal on X1 and X2 [DEFAULT]			
0	1	48 MHz clock Operation Mode. X1 connects to 48 MHz clock, X2 no-connect.			
1	1	NAND Tree test mode			
1	0	Tristate test mode			
SI	ЛІ#	PCI Power Management PME# function / Reference USB clock			
	0	PME# becomes 48 MHz reference clock output from PLL. Used for testing PLL. Also disables PCI power management, PCICFG 06h[4] = 0.			
	1	Enables PME# function and PCI power management, PCICFG 06h[4]=1. [DEFAULT]			
PWR	ON2#	Global/Individual Power Control			
	Individual PWRON# and PWRFLT# for each port: [DEFAULT] HcRhDescA NoPowerSwitching=0 (MEMOFST 49h[1]) HcRhDescA PowerSwitchingMode=1 (MEMOFST 49h[0]) HcRhDescB PortPowerControlMask bit1,bit2=1,1 (MEMOFST4Eh[1,2]) HcRhDescA NoOvercurrentProtection=0 (MEMOFST 49h[4]) HcRhDescA OvercurrentProtectionMode=1 (MEMOFST 49h[3]])				
0					

82C862

查询"82C862"供应商





4.0 Functional Description

4.1 Universal Serial Bus (USB)

The 82C862 controller supports a PCI-based implementation of Universal Serial Bus utilizing the OpenHCI core developed by Compaq. The logic core consists of two USB host controller modules (making the 82C862 part a multi-function PCI device), and a PCI interface controller.


Each USB host controller module contains an integrated root hub that supports two downstream USB hubs or devices. Keyboard and mouse legacy support are also included for DOS compatibility with USB devices. This legacy support operates in conjunction with the primary host controller module as described later in this document.

This document must be used along with the following public domain reference documents to get the complete functional description of the USB core implementation.

- USB Specification, Revision 1.1
- OpenHCI Specification, Revision 1.0a
- PCI Specification, Version 2.1

A functional block diagram of one of the two USB controller modules is given in Figure 4-1. The other is identical.

Figure 4-1 USB Functional Block Diagram



912-2000-030 Revision: 1.0

82C862

查询"82C862"供应商

4.2 PCI Controller

The PCI controller interfaces the host controller to the PCI bus. As a master, the PCI controller is responsible for running cycles on the PCI bus on behalf of the host controller. As a target, the PCI controller monitors the cycles on the PCI bus and determines when to respond to these cycles. A USB host controller module is a PCI target when it decodes cycles to its internal PCI configuration registers or to its internal PCI memory mapped I/O registers. The PCI controller asserts DEVSEL# in medium decode timing to claim a PCI transaction.

Since two PCI-interfaced USB controller modules reside on-chip, the logic includes an internal arbiter to select between the two modules when one or both make a bus mastering request.

The PCI configuration space of the primary USB host controller module is accessed as Device #X, Function #0, where Device #X depends on which AD line is connected to the IDSEL input. For the secondary USB host controller module, PCI configuration register space is accessed as Function #1 instead. PCI configuration space is hereafter referred to as PCICFG.

Table 3 gives a register map of the PCICFG register space (duplicated for each of the two functions). Refer to Section 5.1, "PCICFG Register Space" for detailed bit information.

Table 3. PCI Controller Register Map

PCICFG	R/W	Register Name	
00h-01h	RO	Vendor ID	
02h-03h	RO	Device ID	
04h-05h	R/W	Command	
06h-07h	R/W	Status	
08h	RO	Revision ID	
09h-0Bh	RO	Class Code	
0Ch	R/W	Cache Line Size	
0Dh	R/W	Master Latency Timer	
0Eh	RO	Header Type	
0Fh		Reserved	
10h-13h	R/W	Base Address Register 0	
14h-2Bh		Reserved	
2Ch-2Dh	RO	Subsystem Vendor	
2Eh-2Fh	RO	Subsystem ID	
30h-3Bh		Reserved	
3Ch	R/W	Interrupt Line	
3Dh	R/W	Interrupt Pin	
3Eh	R/W	Minimum Grant	

PCICFG	R/W	Register Name	
3Fh	R/W	Maximum Latency	
40h-45h	1	Reserved for factory test	
46h-4Bh		Reserved	
4Ch	R/W	Interrupt Pin Selection	
4Dh	R/W	Miscellaneous Control	
4Eh-4Fh		Reserved	
50h	R/W	PCI Host Feature Control	
51h		Reserved	
52h	R/W	Strap Option Override	
53h	R/W	GPIO Select	
54h	R/W	GPIO Output Enable	
55h	R/W	GPIO Data	
56h-7Bh		Reserved	
7Ch-7Fh	R/W	Subsystem ID Restore	
80h-EFh		Reserved	
F0h-F5h	R/W	PCI Power Management	
F6h-FFh		Reserved	

查询"82C862"供应商

4.3 Clock Generation

The USB core requires an accurate 48MHz internal clock for proper operation. This clock can be obtained either by connecting an external 48MHz oscillator, or by connecting a 12MHz crystal.

To use the external 48MHz clock, connect the clock source to the X1 pin and strap TEST1 high. The X2 pin is not used in this configuration and must be left floating. This clock must be accurate to +/- 0.2%, or 2000ppm.

To use a 12MHz crystal, connect it to the X1 and X2 pins and strap TEST1 low. An internal PLL develops the required 48MHz clock. This PLL can be powered down when not in use through the PCI Power Management registers. Since the 12MHz clock generated is used to develop 48MHz internally, its accuracy must be within +/- 0.05%, or 500ppm.

4.4 Power Management Features

FireLink USB 82C862 implements new power management features which can reduce the overall power consumed in mobile USB applications. Key features are as follows.

The OS can put each USB controller module individually into USBSuspend state.

Once in USBSuspend state, the BIOS can turn off the USB I/O cells on each port for further power savings.

The external PCI clock can be stopped if system hardware is designed to use the CLKRUN# pin from the 82C862 chip, which can also be used to awaken the system.

The external 48MHz USB clock can also be stopped along with the PCICLK when the system will be put into a Standby mode.

USB clocks to each of the internal modules can be stopped independently through the PCI power management registers. Each of these features is described in the sections below.

4.4.1 Putting FireLink into USBSuspend State

Before a host system goes into a suspend state, the operating system should put the OHCI USB controller into USBSuspend mode by writing to register MEMOFST 04h[7:6] = 11.

4.4.2 Powering Down the USB I/O Cells

Once in USBSuspend state, the USB I/O cells can be disabled to reduce power by setting PCICFG 50h[1:0] = 11. If this feature is used, the I/O cells should be disabled by the BIOS before going into system-level Suspend, and re-enabled by the BIOS before giving control back to the operating system.

4.4.3 Stopping the 48MHz USB Clock

After the controller is put into USBSuspend state, still another step can be taken to further reduce power consumption: stop the 48MHz USB clock. If this route is taken, the USB clock must be stopped and started in a glitch free manner. The usual means of effecting this control would be through software control of the system clock generator circuit.

Once the USB clock is stopped, the system can be awakened by using PME#, which will be asserted on a USB wake up event (resume signalling, connect, disconnect). This system event should be designed to restart the 48MHz clock to the USB controller.

4.4.4 Using CLKRUN#

The CLKRUN# pin is always operational in the 82C862 part; no enabling is required. The PCI Mobile Design Guide, available from the PCISIG, describes the operation of CLKRUN# in detail. Briefly, connected devices monitor this pin to see if it goes high, indicating that the host wants to stop the system PCICLKs. If the line goes high, connected devices are allowed to momentarily drive the pin low. The host will then take over driving this pin low until it wants to try again to stop the clocks.

The host system uses CLKRUN# to determine whether or not the 82C862 USB controller requires a PCI clock by releasing CLKRUN#, which is always pulled high with a resistor. The USB controller power management logic will drive this pin low again as required by the CLKRUN# specification if the controller is using the clock, i.e. whenever a USB device is attached. If the controller does not drive the clock low, the system is free to slow or stop the PCI clock.



82C862

4.4.5 🛎 🔄 முழியிடு பிக் கொள்ளவ் USB Clocks

The 82C862 device is equipped with PCI Power Management registers. When either function is set to D3hot mode, its internal USB clock is switched off to effect a significant reduction in power consumption. Returning the system to D0 will restart the internal USB clock.

4.4.6 Power Control Modes

The 82C862 pinout includes the following signals for controlling and monitoring USB power for the respective USB port:

- PWRON1-4# are active-low outputs to turn USB power on.
- PWRFLT1-4# are active-low inputs to detect over current.

At design time, it must be decided whether these control and monitoring signals will be used independently on a per-port basis (ideal situation), or paired together (for lower component cost). Consequently, the chip can strap into one of two power control modes:

- Individual PWRON# and PWRFLT# entered when PWRON2# is sensed high at reset
- Global PWRON# and PWRFLT# entered when PWRON2# is sensed low at reset.

The 82C862 part supports two modes for turning on power to the respective USB ports: Global and Individual (per-port). This logic is contained in the Root Hub partition of each USB controller module, and consists of a portion for the Root Hub itself as well as portions for each individual port. The operation of Global and Individual power switching is explained below.

Global Power Switching is the mode that is supported in the original 82C861 design. In this mode either PWRON1# or PWRON2# can be used to turn on power for both ports on USB Host 1, and either PWRON3# or PWRON4# can be used to turn on power for both ports USB Host 2. When supporting this mode the following registers are of significance:

Register Field		Value or Function		
HcRhDescriptorA	NoPowerSwitching MEMOFST 49h[1]	0: Ports are power switched		
HcRhDescriptorA	PowerSwitchingMode MEMOFST 49h[0]	0: All ports are powered at the same time		
HcRhDescriptorB	PortPowerControlMask MEMOFST 4Eh[2:1]	Not Used		
HcRhStatus	ClearGlobalPower (write) MEMOFST 50h[0]	This bit is written to '1' to turn OFF power to all ports.		
HcRhStatus SetGlobalPower (write) MEMOFST 52h[0]		This bit is written to '1' to turn ON power to all ports.		
HcRhPort1Status HcRhPort2Status	PortPowerStatus (read) MEMOFST 55h[0] port 1 MEMOFST 59h[0] port 2	0=port power is off 1=port power is on Only Set/ClearGlobalPower controls this bit		

Status registers for each port, or can also be controlled globally depending on the value in the PowerControlMask register. When strapping into this mode, the PowerControlMask registers will be set. All four signals, PWRON1#, PWRON2#, PWRON3#, and PWRON4# will be used to turn on the respective USB ports power and will be independently controlled. When supporting this mode the following registers are of significance:

Register Field		Value or Function		
HcRhDescriptorA	NoPowerSwitching MEMOFST 49h[1]	0: Ports are power switched		
HcRhDescriptorA PowerSwitchingMode MEMOFST 49h[0]		Each port is powered individually. This mode allows the port to be either global or individual controlled depending on value in PortPowerControlMask.		
HcRhDescriptorB	PortPowerControlMask MEMOFST 4Eh[2:1]	This register determines if the ports power is controlled individually by the Port Status register, or globally by the Root Hub Status register. 0=port uses global Set/ClearGlobalPower 1=port uses per-port Set/ClearPortPower		
HcRhStatus	ClearGlobalPower (write) MEMOFST 50h[0]	This bit is written to '1' to turn off power to ports whose PortPowerControlMask=0.		
HcRhStatus SetGlobalPower (write) MEMOFST 52h[0]		This bit is written to '1' to turn on power to ports whose PortPowerControlMask=0.		
HcRhPort1Status PortPowerStatus (read) HcRhPort2Status MEMOFST 55h[0] port 1 MEMOFST 59h[0] port 2		0=port power is off 1=port power is on If per-port switching is enabled for this port, then only Set/ClearPortPower affect this bit. If global mode is enabled, then Set/ClearGlobalPower control this bit.		
HcRhPort1Status HcRhPort2Status	SetPortPower (write) MEMOFST 55h[0] port 1 MEMOFST 59h[0] port 2	sets PortPowerStatus Only valid if port is enabled for per-port switching.		
HcRhPort1Status HcRhPort2Status	ClearPortPower (write) MEMOFST 55h[1] port 1 MEMOFST 59h[1] port 2	clear PortPowerStatus Only valid if port is enabled for per-port switching.		

82C862

The 82682 806 8150 supplies both Global and per-port overcurrent detection as follows.

Global overcurrent mode – either PWRFLT1# or PWRFLT2# can be used to detect an overcurrent condition on any port on USB Host 1, and either PWRFLT3# or PWRFLT4# can be used to detect an overcurrent condition on any port on USB Host 2. For example, if PWRFLT1# is asserted, it means an overcurrent condition exists on USB Host 1, resulting in power shutoff for both ports on USB Host 1, and setting of the appropriate global overcurrent indicator bits.

Register	Field	Value or Function	
HcRhDescriptorA	NoOvercurrentProtection MEMOFST 49h[4]	0: Over-current status is reported	
HcRhDescriptorA	OverCurrentProtectionMode 0: Global - Over-current reported collectively for all ports		
HcRhStatus	OverCurrentIndicator 1: Glo MEMOFST 50h[1] 0: por		
HcRhStatus	OverCurrentIndicatorChange MEMOFST 52h[1]	Set by hardware when OverCurrentIndicator bit changes. Write a '1' to clear this bit.	
HcRhPort1Status HcRhPort2Status			
HcRhPort1Status HcRhPort2Status			

Per-Port overcurrent mode – PWRFLT1 #, PWRFLT2#, PWRFLT3#, and PWRFLT4# are all used to monitor each port individually. If an overcurrent condition exists on one port, power is only shut off to that port.

Register	Field	Value or Function	
HcRhDescriptorA	NoOvercurrentProtection MEMOFST 49h[4]	0: Over-current status is reported	
HcRhDescriptorA	OverCurrentProtectionMode MEMOFST 49h[3]	1: Over-current is reported on a perport basis	
HcRhStatus	OverCurrentIndicator MEMOFST 50h[1]	Not used, always '0' for per-port over-current mode.	
HcRhStatus	OverCurrentIndicatorChange MEMOFST 52h[1]	Not used, always '0' for per-port over-current mode.	
HcRhPort1Status HcRhPort2Status	PortOverCurrentIndicator MEMOFST 54h[3] port 1 MEMOFST 58h[3] port 2	0: no over-current condition 1: over-current condition exists	
HcRhPort1Status HcRhPort2Status	PortOverCurrentIndicatorChange MEMOFST 56h[3] port 1 MEMOFST 5Ah[3] port 2	Set by hardware when PortOverCurrentIndicator bit changes. Write a '1' to clear this bit.	

查询"82C862"供应商

4.5 Host Controller

This block is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. Table 4-2 gives a register map for the MEMOFST register space. Refer to Section 5.2, "Host Controller Register Space" for detailed bit information.

Table 4. Host Controller Register Map

MEMOFST	R/W	Register Name	
00h-03h	RO	HcRevision	
04h-07h	R/W	HcControl	
08h-0Bh	R/W	HcCommandStatus	
0Ch-0Fh	R/W	HcInterruptStatus	
10h-13h	R/W	HcInterrupt Enable	
14h-17h	R/W	HcInterrupt Disable	
18h-1Bh	R/W	HcHCCA	
1Ch-1Fh	R/W	HcPeriodCurrentED	
20h-23h	R/W	HcControlHeadED	
24h-27h	R/W	HcControlCurrentED	
28h-2Bh	R/W	HcBulkHeadED	
2Ch-2Fh	R/W	HcBulkCurrentED	
30h-33h	R/W	HcDoneHead	
34h-37h	R/W	HcFmInterval	
38h-3Bh	R/W	HcFrameRemaining	
3Ch-3Fh	R/W	HcFmNumber	
40h-43h	R/W	HcPeriodicStart	
44h-47h	R/W	HcLSThreshold	
48h-4Bh	R/W	HcRhDescriptorA	
4Ch-4Fh	R/W	HcRhDescriptorB	
50h-53h	R/W	HcRhStatus	
54h-57h	R/W	HcRhPort1Status	
58h-5Bh	R/W	HcRhPort2Status	

82C862

查询"82C862"供应商

4.5.1 Legacy Support

Four registers are provided for legacy support:

- 1. HceControl
- -- Used to enable and control the emulation hardware and report various status information.
- 2. HceInput
- -- Emulation side of the legacy Input Buffer register.
- 3. HceOutput
- -- Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- 4. HceStatus
- -- Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. Table 4-3 shows a register map of these registers. Refer to Section 5.2.2, "Legacy Support Registers" for detailed bit information.

Table 5. Legacy Support Register Map

MEMOFST	R/W	Register Name		
100h-103h	R/W	HceControl		
104h-107h	R/W	HceInput		
108h-10Bh	R/W	HceOutput		
10Ch-10Fh	R/W	HceStatus		

4.5.2 Intercept Port 60h and 64h Accesses

The HceStatus, HceInput, and HceOutput registers are accessible at I/O Ports 60h and 64h when emulation is enabled. Reads and writes to these registers using the I/O Ports do have some side effects as shown in Table 4-4. However, accessing these registers directly through their memory address produces no side effects.

When emulation is enabled, I/O accesses of Ports 60h and 64h must be handled by the Host Controller (HC). The HC must be positioned in the system so that it can do a positive decode of accesses to Ports 60h and 64h on the PCI bus. If a keyboard controller is present in the system, it must either use subtractive decode or have provisions to disable its decode of Ports 60h and 64h. If the legacy keyboard controller uses positive decode and is turned off during emulation, it must be possible for the emulation code to quickly re-enable and disable the legacy keyboard controller Port 60h and 64h decode. This is necessary to support a mixed operating environment.

Table 6. Emulated Registers and Side Effects

Register Contents Accessed/Modified	Side Effect
HceOutput	A read from Port 60h will set the Output Full bit (MEMOFST 10Ch[0]) to 0.
HceInput	A write to Port 60h will set the Input Full bit (MEMOFST 10Ch[1]) to 1 and the Cmd Data bit (MEMOFST 10Ch[3]) to 0.
	A write to Port 64h will set the: Input Full bit (MEMOFST 10Ch[1]) to 0 and the Cmd Data bit (MEMOFST 10Ch[3]) to 1.
HceStatus	A read from Port 64h returns the current value of the HceStatus register.



查询"82C862"供应商

4.6 General Purpose Pins

The strap pins TEST0, TEST1, CLKRUN#, PME#, and SMI# are multifunction pins that offer general purpose I/O (GPIO) functionality.

At reset time these pins are always input pins. After being sampled at reset to determine strap selections for the chip logic, these pins can be programmatically selected to be GPIO signals. TEST0 and TEST1 are automatically available as GPIO pins after reset is de-asserted, since they have no other assigned functions. The other pins must be specifically enabled for GPIO if their primary function assignment is not needed. The PIO mapping is as follows.

Signal	PIO signal mapped to
TEST0	PIO0
TEST1	PIO1
CLKRUN#	PIO2
PME#	PIO3
SMI#	PIO4

Refer to PCICFG 53h, 54h, and 55h for information on selection and direction of PIO pins. Note that PIO pins can be used along with host CPU software to generate I2C interface signaling; contact OPTi for details or sample code.

82C862

查询"82C862"供应商





5.0 Register Descriptions

The 82C862 has three types of register spaces:

- 1. PCI Configuration Register Space
- 2. Host Controller Register Space
- 3. I/O Register Space

The subsections that follow detail the locations and access mechanisms for the registers located within these register spaces.

Notes: 1. All bits/registers are read/write and their default value is 0 unless otherwise specified.

2. All reserved bits/registers MUST be written to 0 unless otherwise specified.

5.1 PCICFG Register Space

The FireLink USB 82C862 part is a multi-function PCI device.

Function 0: Primary USB host controller module

Function 1: Secondary USB host controller module.

The two USB controller modules each have their own PCI configuration space. The configuration space of both USB controllers are similar except for the value in the Interrupt Pin register (PCICFG 3Dh) and the Interrupt Pin Selection register (PCICFG 4Ch), because the controllers are assigned different interrupt pins by default.

The configuration space of each PCI USB controller module is referred to as PCICFG. The bit formats for these registers are described in Section 5.1.2.

5.1.1 Programming Differences from 82C861 Component

While the physical device part number of this chip is 82C862, the USB controller modules identify themselves as 82C861 to maintain backward software compatibility with the previous OPTi chip. Software can differentiate between the chips by reading the Revision ID of 20h in PCICFG 08h (previous revisions read back 10h or lower).

Additional revision 20h changes that relate to the programming interface are as follows.

- The 82C862 component adds PCI power management, reflected in changes in PCICFG 06h and the addition of PCICFG 34h, 4Dh, and F0-F5h.
- The 82C862 part provides a way to restore the Subsystem Vendor ID and Subsystem ID values in a single-step process, necessary for proper context restoration after the chip is powered down during OS Suspend operations. This new approach is reflected in the deletion of PCICFG 50h[3] and the addition of PCICFG 7C-7Fh.
- The specific I2C pins of the 82C861 part have been replaced by general purpose I/O pins, resulting in the deletion of PCICFG 4Eh.
- The IRQ Driveback feature is no longer supported, resulting in the deletion of PCICFG 51h and 54-57h.
- Changes to the chip pinout result in major changes to the PCICFG 52h bit definitions.
- PCICFG 4Ch has been added to allow both USB controller modules to share a single PCI interrupt.
- All bits of MEMOFST 4Bh are now read/writeable (previous chip versions allowed only bits [1:0] to be written).

912-2000-030 Page 23

Revision: 1.0

82C862

查询"82C862"供应商

5.1.2 PCICFG 00h-FFh

7	6	5	4	3	2	1	0
PCICFG 00h PCICFG 01h	3 (,						Default = 45h Default = 10h
PCICFG 02h PCICFG 03h	3 (.,						Default = 61h Default = C8h
PCICFG 04h			Command R	egister - Byte 0			Default = 00h
Wait cycle control: USB core does not need to insert a wait state between address and data on the AD lines. This bit is always 0.	PERR# (response) detection enable bit: 0 = PERR# not asserted 1 = USB core can assert PERR# if it is the receiving data agent and detects a data parity error.	VGA palette snooping: This bit is always 0.	Postable memory write command: Not used when USB core is a master. This bit is always 0.	Special Cycles: USB core does not run Special Cycles on PCI. This bit is always 0.	USB core can run PCI master cycles: 0 = Disable 1 = Enable	USB core responds as a target to memory cycles. 0 = Disable 1 = Enable	USB core responds as a target to I/O cycles: 0 = Disable 1 = Enable
PCICFG 05h			Command R	egister - Byte 1			Default = 00h
Reserved: These bits are always 0. Back-to-back enable: USB core only acts as a master to a single device, so this functionality is not needed. This bit is always 0.							SERR# (response) detection enable bit: 0 = SERR# not asserted 1 = USB core asserts SERR#
PCICFG 06h			Status Reg	ister - Byte 0			Default = 90h
Fast back-to-back capability: USB core supports fast back-to-back transactions when they are not to same agent. This bit is always 1.	Rese	erved	Capabilities bit (RO): 0=No PCI Power Management 1=PCI Power Management Available See note.	t Reserved			
Note: Bit [4] enables extended PCI capabilities. This bit =1 by default, enabling PCI power management capabilities. PCI power management is enabled/disabled by a strap option, which can be overridden by writing PCICFG 4Dh[1]=0 to disable PCI PM, or writing PCICFG 4Dh[1]=1 to enable PCI PM.							

i <mark>旬"82C862"(</mark>	<u> </u>	1				1	1
7	6	5	4	3	2	1	0
PCICFG 07h			Status Reg	ister - Byte 1			Default = 02h
Detected parity error: This bit is set to 1 whenever the USB core detects a parity error, even if PCICFG 04h[6] is disabled. Write 1 to clear.	SERR# status: This bit is set to 1 whenever the USB core detects a PCI address parity error. Write 1 to clear.	Received master abort status: Set to 1 when the USB core, acting as a PCI master, aborts a PCI bus memory cycle. Write 1 to clear.	Received target abort status: This bit is set to 1 when a USB core generated PCI cycle (USB core is the PCI master) is aborted by a PCI target. Write 1 to clear.	Signaled target abort status: This bit is set to 1 when the USB core signals target abort. Write 1 to clear.	DEVSEL ti Indicates DEVSE performing a pos Since DEVSEL# meet the mediun bits are encoded	sitive decode. is asserted to n timing, these	Data parity reported: Set to 1 if PCICFG 04h[6] is set and the USB core detects PERR# asserted while acting as PCI master (whether PERR# was driven by USB core or not.)
PCICFG 08h		F	Revision Identific	ation Register (R	RO)		Default = 20h
PCICFG 09h PCICFG 0Ah PCICFG 0Bh			Class Code	Register (RO)			Default = 10h Default = 03h Default = 0Ch
PCICFG 0Ch			Cache Line	Size Register			Default = 00h
PCICFG 0Dh			Master Latenc	y Timer Register			Default = 00h
PCICFG 0Eh	Header Type Register (RO)						Default = 00h
PCICFG 0Fh	-		Res	erved	-		Default = 00h
PCICFG 10h-13	sh		Base Addre	ess Register 0			Default = 00h

This register identifies the base address of a contiguous memory space in main memory. POST will write all 1s to this register, then read back the value to determine how big of a memory space is requested. After allocating the requested memory, POST will write the upper bytes with the base address.

Bits [31:0] correspond to: 10h = [7:0], 11h = [15:8], 12h = [23:16], 13h = [31:24].

- Bit [0] Indicates that the operational registers are mapped into memory space. Always = 0.
- Bits [2:1] Indicates that the base register is 32 bits wide and can be placed anywhere in 32-bit memory space. Always = 0.
- Bit [3] Indicates no support for prefetchable memory. Always = 0.
- Bits [11:4] Indicates a 4K byte address range is requested, Always = 0.
- Bits [31:12] Base Address: Post writes the value of the memory base address to this register.

PCICFG 14h-2Bh	Reserved	Default = 00h
PCICFG 2Ch	Subsystem Vendor ID Register (RO) - Byte 0	Default = 45h
The Subsystem Vendor ID re	egister is read-only but its value can be changed through PCICFG 7Dh:7Ch.	
PCICFG 2Dh	Subsystem Vendor ID Register (RO) - Byte 1	Default = 10h
PCICFG 2Eh	Subsystem ID Register (RO) Byte 0	Default = 61h
The Subsystem ID register is	s read-only but its value can be changed through PCICFG 7Fh:7Eh.	
PCICFG 2Fh	Subsystem ID Register (RO) Byte 1	Default = C8h
PCICFG 30h-33h	Reserved	Default = 00h

82C862

<u> </u>	2862"供应商						
7	6	5	4	3	2	1	0
PCICFG 34h			Capabilities Po	inter Register (R	0)		Default = F0h
This register provi register block. This	des the offset into s location is PCIO	o the PCI Config CFG F0h	uration Space of th	ne USB controller	for the location of t	he PCI Power Ma	anagement
PCICFG 35h-3Bh	1		Res	served			Default = 00h
PCICFG 3Ch			Interrupt l	Line Register			Default = 00h
			er line to which the frect meaning to th		is USB controller m	odule is connect	ed. The value of
PCICFG 3Dh			Interrupt	Pin Register			y Default = 01h y Default = 02h
	B controller modu	ile uses INTB#,	so this value reads		ale uses INTA#, so The interrupt pin us		
PCICFG 3Eh				ant Register (RO)			Default = 00h
				served			Default = 00h
PCICFG 3Fh Maximum Latency Register (RO) Reserved							
PCICFG 40h-44h			Res	served			Default = 00h
	Thes	se registers are f	or internal testing	purposes. Do not	write to these regis	ters.	
PCICFG 45h			Res	Default = 00h			
	٦	Γhis register is fo	or internal testing p	urposes. Do not v	vrite to this register		
		Res	served			Reserved	SIE Pipelining 0=Enable 1=Disable
PCICFG 46h-4Bh	ì		Res	served			Default = 00h
PCICFG 4Ch			Interrupt Pin S	Selection Registe	r		0 Default = 00h 1 Default = 01h
		Res	served			01 = PCIR(10 = PCIR(11 = PCIR(Q0# (INTA#) Q1# (INTB#) Q2# (INTC#) Q3# (INTD#) n selected will be
PCICFG 4Dh			Miscellaneous	Control Registe	r		Default = 00h
		Res	served			State of Capabilities bit: 0 = Force PCICFG 06h[4] = 0 1 = Force PCICFG 06h[4] = 1	Reserved

查询"82C862"(共应商							
7	6	5	4	3	2	1	0	
PCICFG 50h			PCI Host Featur	e Control Registe	er		Default = 00h	
	Reserved		Reserved, formerly CLKRUN# mode control	Reserved, formerly Subsystem Vendor ID write enable control	Reserved, formerly CLKRUN# enable control	Port 2 output: 0 = Enable 1 = Disable (Controls USB I/O cells to save	Port 1 output: 0 = Enable 1 = Disable (Controls USB I/O cells to save	
						power)	power)	
PCICFG 51h	PCICFG 51h Reserved							
PCICFG 52h			Strap Opt	ion Override			Default = 03h	
Reserved	Read/write factory test mode 0=Disable 1=Enable	TESTO Strap Value (RO) 0 = Low 1 = High	TEST1 Strap Value (RO) 0 = Low 1 = High	PWRON3# Strap Value – Secondary Controller Mode 0 = Disable 1 = Enable	SMI# Strap Selection 0 = PME# used as 48MHz output 1 = PME# pin functional	PWRFLT Polarity: 0 = High 1 = Low	PWRON polarity: 0 = High 1 = Low	
PCICFG 53h			GPIO Sele	ect Register			Default = 00h	
PIO4 Direction 0=Input 1=Output	PIO3 Direction 0=Input 1=Output	PIO2 Direction 0=Input 1=Output	PIO1 Direction 0=Input 1=Output	PIO0 Direction 0=Input 1=Output	SMI# / PIO4 Select 0=SMI# (default) 1=PIO4	PME# / PIO3 Select 0=PME# (default) 1=PIO3	CLKRUN# / PIO2 Select 0=CLKRUN# (default) 1=PIO2	
PCICFG 54h			GPIO Output	Enable Register			Default = 00h	
	Reserved		PIO4 Buffer 0=Disable 1=Enable	PIO3 Buffer 0=Disable 1=Enable	PIO2 Buffer 0=Disable 1=Enable	PIO1 Buffer 0=Disable 1=Enable	PIO0 Buffer 0=Disable 1=Enable	
These bits contro	ol buffer driving for	those GPIO pins	selected to be ou	tputs.				
PCICFG 55h				ta Register	T		Default = 00h	
For input pine th	Reserved ese bits return the	value presently h	PIO4 Data 0=Low 1=High	PIO3 Data 0=Low 1=High	PIO2 Data 0=Low 1=High	PIO1 Data 0=Low 1=High	PIO0 Data 0=Low 1=High	
PCICFG 56h-7E		value presently b		served	pina triese bita se	loct the level that	Default = 00h	
PCICFG 7Ch	sed to program the	_	stem Vendor ID	Restore Register	-		Default = 45h	
PCICFG 7Dh		Subsy	stem Vendor ID I	Restore Register	- Byte 1		Default = 10h	
PCICFG 7Eh The register is us	sed to program the		-	tore Register - By			Default = 61h	
PCICFG 7Fh		Sı	ubsystem ID Res	tore Register - By	/te 1		Default = C8h	
PCICFG 80h - E	PCICFG 80h - EFh Reserved I							

82C862

查询"82	C862"供应商				T	T	I
7	6	5	4	3	2	1	0
PCICFG F0h	rno a value of 04h	a ta idantifu tha Ca	_	Register (RO)	Dower Manageme	ent Dogistor Block	Default = 01h
PCICFG F1h		<u> </u>	Next_Item_F	r as being the PCI Ptr Register (RO) Ional items in the C	<u> </u>	HIL REGISTER BIOCK	Default = 00h
PCICFG F2h			PMC Regist	er (RO) - Byte 0			Default = 01h
Reserved Device Specific Initialization (DSI): 0 = DSI is not required Reserved PME Clock: 0 = PME# clock not required to generate PME# PME Clock: 0 = PME# clock not required to generate PME#							
PCICFG F3h			PMC Regist	er (RO) - Byte 1			Default = 40h
PME Support: $01000 = \text{The PCI USB controller supports PME\# generation from D3}_{hot.}$ $D2 \text{ device state support: support: } 0 = \text{No}$ $0 = \text{No}$ $0 = \text{No}$							Reserved
PCICFG F4h			PMCSR Re	egister - Byte 0			Default = 00h
		Rese	erved			,	ot Supported) ot Supported) both to rrent power state power state. tes will be
PCICFG F5h			PMCSR Re	egister - Byte 1			Default = 00h
PME Status (R/W): This bit is set when a PME event is generated. Write 1 to clear.	Data_Scale (RO 00 = Data registe supported		Data_Select (R 0000 = Da	O): ta register is not su	ipported		PME_En (R/W): 0 = PME# assertion is disabled 1 = PME# is asserted when PME_ Status = 1
PCICFG F6h - F	Fh		Re	served			Default = 00h

查询"82C862"供应商

5.2 Host Controller Register Space

This register space is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. The bit formats for these registers are described in Table 5-2.

5.2.1 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 00h MEMOFST 01h-03h	-	[7.0] 04b [45		Register (RO)		Defa	Default = 10h ault = 000001h
- Bits [7:0] Re	vision - Indica		:8], 02h = [23:16], Specification revi	sion number imple	mented by hardw	are (X.Y = XYh).	
MEMOFST 04h			HcControl R	egister - Byte 0			Default = 00h
HC Functional 00 = USB Reset 01 = USB Resume 10 = USB Operational 11 = USB Suspend The HC may force a from USB Suspend the Resume after detections a down	al state change o USB ing resume rnstream port.	Processing of Bulk List: 0 = Disable 1 = Enable	Processing of Control List: 0 = Disable 1 = Enable	Disable Isochronous List when Periodic List is enabled:(1) 0 = Yes 1 = No	Processing of Periodic (interrupt and isochronous) List: 0 = Disable 1 = Enable The HC checks this bit prior to attempting any periodic transfers in a frame.	Periodic (interrupt and isochronous) List: D = Disable 1 = Enable The HC checks his bit prior to attempting any periodic ransfers in a Specifies the number of endpoints serviced for endpoint. Encoding is N is the number of con endpoints (i.e., 00 = 1 of endpoints).	
Disabling the Iso the Period List, the				llows interrupt end s endpoint descrip		to be serviced. Wh	ile processing
MEMOFST 05h			HcControl R	egister - Byte 1			Default = 00h
		Reserved			Remote Wakeup Connected Enable: If a remote wakeup signal is supported, this bit is used	Remote Wakeup Connected (RO): Indicates whether the HC supports a	Interrupt Routing: 0 = Interrupts routed to normal interrupt mechanism
					to enable that operation. Since there is no remote wakeup signal supported, this bit is ignored.	remote wakeup signal. This implementation does not support any such signal. The bit is hardcoded to 0.	(INTA#) 1 = Interrupts routed to SMI
			HcControl Reg		_		Default = 00h

82C862

Reserved Ownership Change Request: When set by endpoint descriptor?(1) 0 = No 1 = Yes Ownership Change bit (MEMOFST Orh[6]). Cleared by the HC each time it begins processing the head of the list (Bulk List for bit 2)	查询"82	C862"供应商						
Reserved Comparable Change Request. When set by software, this bit is set when the CommandStatus Register - Byte 3 Control List has an active Request. When set by software, this bit is set when the CommandStatus Register - Byte 3 Control List for bit 1) MEMOFST 0sh HcCommandStatus Register - Byte 1 Default = 0000	7	6	5	4	3	2	1	0
Change Request When set by software	MEMOFST 08h		ŀ		us Register - Byt	e 0		Default = 00h
MEMOFST 09h HcCommandStatus Register - Byte 1 Default = 00 Reserved		pe set by either so		It is cleared by the	Change Request: When set by software, this bit sets the Ownership Change bit (MEMOFST 0Fh[6]). Cleared by software.	an active endpoint descriptor?(1) 0 = No 1 = Yes	has an active endpoint descriptor?(1) 0 = No 1 = Yes	initiates a software reset. This bit is cleared by the HC upon completion of reset operation.
MEMOFST 0Ah	•	List for bit 1)		JcCommandStat	us Pogistor - Byt	0.1		Dofault - 00h
Reserved MEMOFST 0Ch Reserved	WEWOF31 U9N		·			С 1		Delault = UVII
MEMOFST 0Bh Reserved MEMOFST 0Ch	MEMOFST 0Ah		ŀ		us Register - Byt	e 2		Default = 00h
MEMOFST 0Bh Reserved MEMOFST 0Ch Change: This bit is set when the content of Angels changed. MEMOFST 0Dh-0Eh M			Rese	erved			Schedule Ov	verrun Count:
Reserved Root Hub Status Status Change: This bit is set when the content of HcRh Port Status (50h-53h) or the content of any HcRhPort Status (64h-5Bh) has changed. MEMOFST 0Dh-0Eh Reserved Memofst of HcRh Port Status (50h-53h) or the content of any HcRhPort Status (50h-51h) has changed. Memofst of HcRh Port Status Register Content of Angel Store (54h-5Bh) has changed. Memofst of HcRhPort Status Register Content of Angel Store (54h-5Bh) has changed. Memofst of HcRhPort Status Register Content of Angel Store (54h-5Bh) has changed. Memofst of HcRhPort Status Register Memorstore Status Register Memorst							the Scheduling ((MEMOFST 0Ch	Overrun bit [0] is set. The
Reserved Root Hub Status Change: Change: This bit is set when the content of HcR Status (50h-53h) or the content of anged. Status (50h-53h) or the schanged. Status (50h-53h) or the Changed. Status (50h-53h) or the Changed. Status (50h-53h) or the Changed. Status (50h-53h) or the Changed Changed. Status (50h-53h) or the Changed Changed. Status (50h-53h) or the Changed	MEMOFST 0Bh		ŀ			e 3		Default = 00h
Reserved Root Hub Status Change: Change: This bit is set when the content of any HcRhPort Status Register (54h-5Bh) has changed. MEMOFST 0Dh-0Eh Reserved Covership Change: This bit is set when the content of any HcRhPort Status Register Change: This bit is set when the content of any HcRhPort Status Register Change: This bit is set when the content of any HcRhPort Status Register Change: This bit is set when the content of any HcRhPort Status Register Changes from 0-to-1 or from 1-to-0. Changes from 0-to-1 or from 1-to-0. Change: This bit is set when the port. Changes from 0-to-1 or from 1-to-0. Change: This bit is set when the port. Change: This bit is se	MEMORET ACL					. 0*		Defects 00h
Status Change: This bit is set When the Content of HcRh Status (50h-S3h) or the content of Status Register (54h-5Bh) has changed. MEMOFST 0Dh-0Eh HeInterruptStatus Register - Bytes 1 & 2 Reserved MEMOFST 0Dh-0Eh Reserved Detected: This bit is set When the HC detects resume signaling on a downstream port. HelinterruptStatus Register - Bytes 1 & 2 Reserved Done Head: This bit is set when the Frame detects resume signaling on a downstream port. HelinterruptStatus Register - Bytes 1 & 2 Reserved MEMOFST 0Dh-0Eh Reserved Default = 00 Default = 00 Register) Reserved Reserved				•			Maria la anti-	
Reserved MEMOFST 0Fh	Reserved	Status Change: This bit is set when the content of HcRh Status (50h- 53h) or the content of any HcRhPort Status Register (54h-5Bh) has	Overflow: This bit is set when MEMOFST 3Ch[15] (Frame Number Register) changes from 0-to-1 or from	Error: This event is not implemented and is hardcoded to 0. All writes are	Detected: This bit is set when the HC detects resume signaling on a downstream	This bit is set when the Frame Management block signals a "Start of Frame"	Done Head: This bit is set after the Host Controller has written HcDoneHead to	Overrun occurred? 0 = No 1 = Yes
MEMOFST 0Fh HcInterruptStatus Register - Byte 3* Default = 00 Reserved Ownership Change: This bit is set when the Ownership Change Request bit (MEMOFST Reserved	MEMOFST 0Dh	-0Eh	Но	•	•	1 & 2		Default = 00h
Reserved Ownership Change: This bit is set when the Ownership Change Request bit (MEMOFST	MEMOFST 0Fh					3*		Default = 00h
when the Ownership Change Request bit (MEMOFST	Reserved			·				
* Writing a 1 to a bit in this register clears the corresponding bit, while writing a 0 leaves the bit unchanged.		when the Ownership Change Request bit (MEMOFST 08h[3]) is set.						



7	6	5	4	3	2	1	0
						<u>-</u>	
MEMOFST 10h		<u> </u>	HcInterruptEnabl	e Register - Byte	0*		Default = 00
Reserved	Allow interrupt generation due to Root Hub Status Change:	Allow interrupt generation due to Frame Number Overflow:	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected:	Allow interrupt generation due to Start of Frame:	Allow interrupt generation due to Writeback Done Head:	Allow interr generation of to Scheduli Overrun:
	0 = Ignore 1 = Enable	0 = Ignore 1 = Enable		0 = Ignore 1 = Enable	0 = Ignore 1 = Enable	0 = Ignore 1 = Enable	0 = Ignor 1 = Enabl
MEMOFST 11h-			InterruptEnable I	Register - Bytes 1	1 & 2		Default = 00
			Rese	erved			
MEMOFST 13h			HcInterruptEnabl	e Register - Byte	3*		Default = 00
Master interrupt generation: 0 = Ignore 1 = Allows all interrupts to be enabled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Enable			Rese	erved		
* Writing a 1 to a	bit in this register	sets the correspo	onding bit, while wr	iting a 0 leaves the	e bit unchanged.		
MEMOFST 14h		ŀ		le Register - Byte	0*		Default = 0
Reserved	Allow interrupt generation due to Root Hub Status Change: 0 = Ignore 1 = Disable	Allow interrupt generation due to Frame Number Overflow: 0 = Ignore 1 = Disable	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected: 0 = Ignore 1 = Disable	Allow interrupt generation due to Start of Frame: 0 = Ignore 1 = Disable	Allow interrupt generation due to Writeback Done Head: 0 = Ignore 1 = Disable	Allow interrigeneration to Schedul Overrun 0 = Ignor 1 = Disab
MEMOFST 15h-	16h	Нс	InterruptDisable	Register - Bytes	1 & 2		Default = 00
			Rese	erved			
MEMOFST 17h		ŀ	HcInterruptDisabl	le Register - Byte	3*		Default = 00
Master interrupt generation: 0 = Ignore 1 = Allows all interrupts to be disabled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Disable				erved		
* Writing a 1 to a	bit in this register	clears the corresp	ponding bit, while	writing a 0 leaves	the bit unchanged		
- Bits [7:0]			HcHCCA 5:8], 1Ah = [23:16],	A Register .1Bh = [31:24].			Default = 00
MEMOFST 1Ch-	.1Fh		HcPariodCurr	rentED Register			Default = 00
		= [7:0], 1Dh = [1	5:8], 1Eh = [23:16]	_			Delault = 00

82C862

查询"82C862"供应商 5 4 3 2 1 0

MEMOFST 20h-23h HcControlHeadED Register Default = 00h

Bits [31:0] correspond to: 20h = [7:0], 21h = [15:8], 22h = [23:16], 23h = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Control List Head End Descriptor

MEMOFST 24h-27h HcControlCurrent ED Default = 00h

Bits [31:0] correspond to: 24h = [7:0], 25h = [15:8], 26h = [23:16], 27h = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current End Descriptor in Control List

MEMOFST 28h-2Bh HcBulkHeadED Register Default = 00h

Bits [31:0] correspond to: 28h = [7:0], 29h = [15:8], 2Ah = [23:16], 2Bh = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Bulk List Head End Descriptor in Control List

MEMOFST 2Ch-2Fh HcBulkCurrentED Register Default = 00h

Bits [31:0] correspond to: 2Ch = [7:0], 2Dh = [15:8], 2Eh = [23:16], 2Fh = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Bulk List End Descriptor

MEMOFST 30h-33h HcDoneHead Register Default = 00h

Bits [31:0] correspond to: 30h = [7:0], 31h = [15:8], 32h = [23:16], 33h = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Done List Head End Descriptor

MEMOFST 34h-37h HcFmInterval Register Default = 2EDFh

Bits [31:0] correspond to: 34h = [7:0], 35h = [15:8], 36h = [23:16], 37h = [31:24].

- Bits [13:0] Frame Interval These bits specify the length of a frame as (bit times Đ 1). For 12,000 bit times in a frame, a value of 11,999 is stored here. (Default = 2EDFh)
- Bits [15:14] Reserved
- Bits [30:16] FS Largest Data Packet: These bits specify a value which is loaded into the Largest Data Packet Counter at the beginning of each frame.
- Bit 31 Frame Interval Toggle This bit is toggled by HCD whenever it loads a new value into the Frame Interval bits (bits [13:0]).

MEMOFST 38h-3Bh HcFrameRemaining Register Default = 00h

Bits [31:0] correspond to: 38h = [7:0], 39h = [15:8], 3Ah = [23:16], 3Bh = [31:24].

- Bits [13:0] Frame Remaining (RO) This 14-bit decrementing counter is used to time a frame. When the HC is in the USB Operational state, the counter decrements each 12MHz clock period. When the count reaches 0, the end of a frame has been reached. The counter reloads with Frame Interval (MEMOFST 34h[13:0]) at that time. In addition, the counter loads when the HC transitions into the USB Operational state.
- Bits [30:14] Reserved
- Bit 31 Frame Remaining Toggle (RO) This bit is loaded with Frame Interval Toggle (MEMOFST 34h[31]) when Frame Remaining (bits [13:0]) is loaded.

MEMOFST 3Ch-3Fh HcFmNumber Register Default = 00h

Bits [31:0] correspond to: 3Ch = [7:0], 3Dh = [15:8], 3Eh = [23:16], 3Fh = [31:24].

- Bits [15:0] Frame Number (RO) This 16-bit incrementing counter is incremented coincident with the load of Frame Remaining (MEMOFST 38h[13:0]). The count will roll over from FFFh to 0h.
- Bits [31:16] Reserved



7	6	5	4	3	2	1	0

MEMOFST 40h-43h HcPeriodicStart Register Default = 00h

Bits [31:0] correspond to: 40h = [7:0], 41h = [15:8], 42h = [23:16], 43h = [31:24].

- Bits [13:0] Periodic Start - These bits are used by the List Processor to determine where in a frame the Periodic List processing must begin.

- Bits [31:14] Reserved

MEMOFST 44h-47h

HcLSThreshold Register

Default = 00h

Bits [31:0] correspond to: 44h = [7:0], 45h = [15:8], 46h = [23:16], 47h = [31:24].

- Bits [11:0] LS Threshold - These bits contain a value used by the Frame Management Block to determine whether or not a low speed transaction can be started in the current frame.

- Bits [31:12] Reserved

MEMOFST 48h

HcRhDescriptorA Register - Byte 0 (RO)

Default = 02h

Number Downstream Ports - The USB core supports two downstream ports.

MEMOFST 49h	HcRhDescriptor	A Register - Byte	1		Default = 00h
Reserved	No Over- current Protection:(1) 0 = Over- current status is reported 1 = Over- current status is not reported	Over-current Protection Mode: 0 = Global over- current 1 = Individual Over- Current This bit is only valid when bit 4 is cleared. This bit should be written to 0.	Device Type (RO): The USB core is not a compound device.	No Power Switching:(1) 0 = Ports are powered switched 1 = Ports are always powered on	Power Switching Mode: 0 = Global switching 1 = Individual switching This bit is only valid when bit 1 is cleared. This bit should be written to 0.

(1) Bits 4 and 1 should be written to support the external system port over-current and switching implementations.

MEMOFST 4Ah

HcRhDescriptorA Register - Byte 2

Default = 00h

Reserved

MEMOFST 4Bh

HcRhDescriptorA Register - Byte 3

Default = 01h

Power-On to Power-Good Time

- The USB core power switching is effective within 2ms. The field value is represented as the number of 2ms intervals. This field should be written to support the system implementation. This field should always be written to a non-zero value.

MEMOFST 4Ch-4Dh

HcRhDescriptorB Register - Bytes 0 & 1

Default = 00h

Bits [15:0] correspond to: 4Ch = [7:0], 4Dh = [15:8].

- Bit 0 Reserved

- Bits [15:1] Device Removable - USB core ports default to removable devices:

0 = Device not removable


1 = Device removable

Bit 15 corresponds to Port 15, Bit 14 corresponds to Port 14, the remaining bits follow suit. Unimplemented ports are reserved.

82C862

查询"82	C862"供应商									
7	6	5	4	3	2	1	0			
MEMOFST 4Eh	-4Fh	Н	cRhDescriptorB	Register- Bytes 2	& 3		Default = 00h			
Bits [15:0] c - Bit 0 - Bits [15:1]	- Bits [15:1] Port Power Control Mask: Bit 15 corresponds to Port 15, Bit 14 corresponds to Port 14, the remaining bits follow suit. Unimplemented ports are reserved. 0 = Device not removable 1 = Global power mask This field is only valid if No Power Switching bit (MEMOFST 49h[1]) is cleared and Power Switching Mode Bit (MEMOFST 49h[0]) is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower, MEMOFST 54h[1:0] and 58h[1:0]). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower, MEMOFST 52h[0] and 50h[0]).									
MEMOFST 50h			HcRhStatus F	Register - Byte 0			Default = 00h			
	valid if the No Ove		erved on (MEMOFST 49	h[4]) and Over-cur	rent Protection M	Over-current Indicator (RO):(1) Reflects state of OVCR pin. 0 = No over-current condition 1 = Over-current condition	Read: Local Power Status Not supported. Always read 0. Write: Clear Global Power 0 = No effect 1 = Issue Clear Global Power command to ports 9h[3]) bits are			
cleared. MEMOFST 51h			HcRhStatus F	Register - Byte 1			Default = 00h			
Read: Device Remote Wake- up Enable(1) 0 = Disabled 1 = Enabled Write: Set Remote Wake- up Enable 0 = No effect 1 = Sets Device Remote Wakeup Enable				Reserved						
(1) Allows port C	Connect Status Ch	ange Bit (MEMOF	ST 56h[0] for Por	t 1 and MEMOFS	Γ 59h[0] for Port 2	2) as a remote wak	eup event.			

询"82C862"供应商						1	1
7 6	i	5	4	3	2	1	0
MEMOFST 52h			HcRhStatus F	Register - Byte 2			Default = 00h
		Rese	erved			Over-current Indicator Change	Read: Local Power Status Change
						This bit is set when the Over- current Indicator bit (MEMOFST 50h[1]) changes. Write 1 to clear	Not supported. Always read 0 Write: Set Global Power 0 = No effect 1 = Issue Set Global Power command to ports
MEMOFST 53h			HcRhStatus F	Register - Byte 3			Default = 00h
Wakeup Enable (WO) 0 = No effect 1 = Clear Device Remote Wakeup Enable bit (MEMOFST 51h[7])							
MEMOFST 54h			HcRhPort1Statu	s Register - Byte	0		Default = 00h
Rese	rved		Read: Port Reset Status 0 = Port reset status signal not active 1 = Port reset signal active Write: Set Port Reset 0 = No effect 1 = Sets Port Reset Status	Read: Port Over-current Indicator(1) 0 = No over- current condition 1 = Over- current condition Write: Clear Port Suspend 0 = No effect 1 = Initiates selective resume sequence for the port	Read: Port Suspend Status 0 = Port is not suspended 1 = Port is selectively suspended Write: Set Port Suspend 0 = No effect 1 = Sets Port Suspend Status	Read: Port Enable Status 0 = Port disabled 1 = Port enabled Write: Set Port Enable 0 = No effect 1 = Sets Port Enable Status	Read: Current Connect Status 0 = No device connected 1 = Device connected.(2) Write: Clear Port Enable 0 = No effect 1 = Clears Port Enable Status bit (bit 1)



(2) If the Device Removable bits (MEMOFST 4Ch[15:0]) are set (not removable), bit 0 is always 1.

82C862

7 6	5 4	3	2	1	0
EMOFST 55h	HcRhPort1Status	s Register - Byte	1		Default = 00h
	Reserved			Read: Low Speed Device Attached(1) 0 = Full speed device 1 = Low speed device Write: Clear Port Power 0 = No effect 1 = Clears Port Power Status (bit 0)	Read: Port Power Status 0 = Port power is off 1 = Port power is on Write: Set Por Power 0 = No effect 1 = Sets Port Power Status
Bit 1 defines the speed (and bus idle Bit 0 reflects the power state of the	•	•		itus (MEMOFST 5	
· ·	•	vitching mode. If the	ne No Power Swite	itus (MEMOFST 5	,

MEMOFST 57h HcRhPort1Status Register - Byte 3 Default = 00h

Reserved

注到"82C862"1 7	6	5	4	3	2	1	0
MEMOFST 58h	1		HcRhPort2Statu	s Register - Byte	0		Default = 00h
	Reserved		Read: Port Reset Status 0 = Port reset status signal not active 1 = Port reset signal active Write: Set Port Reset 0 = No effect 1 = Sets Port Reset Status	Read: Port Over-current Indicator(1) 0 = No over- current condition 1 = Over- current condition Write: Clear Port Suspend 0 = No effect 1 = Initiates selective resume sequence for the port	Read: Port Suspend Status 0 = Port is not suspended 1 = Port is selectively suspended Write: Set Port Suspend 0 = No effect 1 = Sets Port Suspend Status	Read: Port Enable Status 0 = Port disabled 1 = Port enabled Write: Set Port Enable 0 = No effect 1 = Sets Port Enable Status	Read: Current Connect Status 0 = No device connected 1 = Device connected.(2) Write: Clear Port Enable 0 = No effect 1 = Clears Port Enable Status bit (bit 1)

⁽¹⁾ The USB core supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This bit is only valid if the No Over-current Protection (MEMOFST 49h[4]) bit is cleared and Over-current Protection Mode (MEMOFST 49h[3]) bit is set.

(2) If the Device Removable bits (MEMOFST 4Ch[15:0]) are set (not removable), bit 0 is always 1.

MEMOFST 59h	HcRhPort2Status Register - Byte	e 1 Default = 00h
	Reserved	Read: Low Speed Device Attached(1) 0 = Full speed device 1 = Low speed device 1 = Low speed device Write: Clear Port Power 0 = No effect 1 = Clears Port Power Status (bit 0) Read: Port Power Status 0 = Port powe is off 1 = Port powe is on Write: Set Po Power 0 = No effect 1 = Sets Port Power Status Status

⁽¹⁾ Bit 1 defines the speed (and bus idle) of the attached device. It is only valid when Current Connect Status (MEMOFST 54h[0]) bit is set.

⁽²⁾ Bit 0 reflects the power state of the port regardless of the power switching mode. If the No Power Switching (MEMOFST 49h[1]) bit is set, bit 0 is always read as 1.

82C862

查询"82	C862"供应商						
7	6	5	4	3	2	1	0
MEMOFST 5Ah	l		HcRhPort2Statu	s Register - Byte	2		Default = 00h
(1) If the Device	Reserved	MEMOFST 4Ch[1	Port Reset Status Change 0 = Port reset is not complete 1 = Port reset is complete	Port Over- current Indicator Change This bit is set when the Over- current Indicator (MEMOFST 50h[1]) bit changes. Write 1 to clear	Port Suspend Status Change Indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed 1 = Port resume is complete	Port Enable Status Change Indicates that the port has been disabled due to a hardware event (cleared Port Enable Status, MEMOFST 54h[1]). 0 = Port has not been disabled 1 = Port Enable Status has been cleared	0 = No connect/dis connect event
MEMOFST 5Bh	1		HcRhPort2 Statu	s Register - Byte	3		Default = 00h
			Rese	erved			

5.2.2 Legacy Support Registers

Four registers are provided for legacy support:

- 1. HceControl
- -- Used to enable and control the emulation hardware and report various status information.
- HceInput
- -- Emulation side of the legacy Input Buffer register.
- 3. HceOutput
- -- Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- 4. HceStatus
- -- Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. The bit formats for these registers are described in Table 5-3.

Refer to "Legacy Support" section for information when accessing these registers when emulation is enabled.

5.2.3 MEMOFST 100h-1Fh (Legacy Support Registers)

7	6	5	4	3	2	1	0	
MEMOFST 100h HceControl Register - Byte 0								
IRQ12 Active Indicates that a positive transition of IRQ12 from kybrd controller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	IRQ1 Active Indicates that a positive transition of IRQ1 from kybrd controller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	GateA20 Sequence Set by HC when a data value of D1h is written to Port 64h. Cleared by HC on write to Port 64h of any value other than D1h.	External IRQEn IRQ1 and IRQ12 from kybrd controller causes emulation interrupt: 0 = Disable 1 = Enable This bit is independent of the Emulation Enable bit (bit 0) setting.	IRQEn If the Output Full bit (MEMOFST 10Ch[0]) = 1, HC generates IRQ1 or IRQ12. If the Aux Output Full bit (MEMOFST 10Ch[5]) = 0, HC generates IRQ1; if = 1, HC generates IRQ12. 0 = Disable 1 = Enable	Character Pending HC generates emulation interrupt when the Output Full bit (MEMOFST 10Ch[0]) = 0. 0 = Disable 1 = Enable	Emulation Interrupt (RO) A static decode of the emulation interrupt condition.	Emulation Enable HC is enabled for legacy emulation? 0 = No 1 = Yes(1)	

(1) The HC decodes accesses to Ports 60h/64h and generates IRQ1 and/or IRQ12 when appropriate. Additionally, the HC generates an emulation interrupt at appropriate times to invoke the emulation software.

MEMOFST 101h	HceControl Register - Byte 1	Default = 00h
	Reserved	A20 State:
		Indicates current state of Gate A20 on kybrd controller. Used to compare against value written to Port 60h when GateA20 Sequence is active.
MEMOFST 102h-103h	HceControl Register - Bytes 2 & 3	Default = 00h

82C862

亨明 82	C862"供应商	5	4	3	2	1	0
	1	I .	Rese	erved	I .		1
MEMOFST 104	h		Hcelnput Re	gister - Bytes 0			Default = 00h
Input Data:							
- I/O data tha	t is written to Port	s 60h and 64h is o	captured in this req	gister.			
Note: Refer to 1	able 4-4, "Emulat	ed Registers and	Side Effects", if er	nulation is enable	d.		
MEMOFST 105	h-107h		HceInput Reg	ister - Bytes 1-3			Default = 00h
			Rese	erved			
MEMOFST 108	h		HceOutput Re	egister - Bytes 0			Default = 00h
Output Data	a:						
 This registe 	r hosts data that is	s returned when a	n I/O read of Port	60h is performed	by application soft	ware.	
Note: Refer to 1	able 4-4, "Emulat	ed Registers and	Side Effects", if er	nulation is enable	d.)		
MEMOFST 109	h-10Bh		HceOutput Reg	gister - Bytes 1-3			Default = 00h
			Rese	erved			
MEMOFST 10C	h		HceStatus Re	egister - Byte 0			Default = 00h
Parity	Time-out	Aux Output	Inhibit Switch	Cmd Data	Flag	Input Full	Output Full
Indicates parity error on keyboard/mous e data.	Used to indicate a time-out	Full Assert IRQ12 if Output Full bit (MEMOFST 10Ch[0]) = 1 and IRQEn bit (MEMOFST 100h[3]) = 1? 0 = No 1 = Yes	Reflects state of the keyboard inhibit switch: 0 = Inhibited 1 = Not inhibited	on I/O writes to Ports 60h and 64h: 0 = Port 60h 1 = Port 64h	Nominally used as a system flag by software to indicate a warm or cold boot.	HC sets this bit to 1 on an I/O write to Port 60h or 64h except for the case of a GateA20 Sequence. While set to 1 and emulation is enabled (MEMOFST 100h[0] = 1), an emulation interrupt condition exists.	HC sets this b to 0 on a read of Port 60h. While this bit is 0 and the Character Pending bit (MEMOFST 100h[2]) = 1, a emulation interrupt condition exist Setting this bit to 1 will generate eithe IRQ1 or IRQ12 under certain conditions(1).
	bit (MEMOFST 10 bit (MEMOFST 10						
Note: Refer to 7	able 4-4, "Emulat	ed Registers and	Side Effects", on p	page 18 if emulation	on is enabled.		
MEMOFST 10D	h-10Fh		HceStatus Rec	gister - Bytes 1-3			Default = 00h

Reserved





6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

6.1 Absolute Maximum Ratings

Symbol	Parameter	5.0	Volt	3.3	Volt	Unit
		Min	Max	Min	Max	
VCC	Supply Voltage	not allowed	not allowed		+4.0	V
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
TOP	Operating Temperature	0	+70	0	+70	degrees C
TSTG	Storage Temperature	-40	+125	-40	+125	degrees C

6.2 DC Characteristics:

 $VCC = 3.3V \pm 5\%$, TA = 0C to +70C

Symbol	Parameter	neter Min Max Unit		Unit	Condition	
VIL	Input low Voltage	-0.5	+0.8	V		
VIH	Input high Voltage	+2.0	+5.5	V		
VOL	Output low Voltage		+0.4	V	IOL = 4.0mA	
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA	
IIL	Input Leakage Current		+10.0	μA	VIN = VCC	
IOZ	Tristate Leakage Current		+10.0	μA		
CIN	Input Capacitance		+10.0	pF		
COUT	Output Capacitance		+10.0	pF		
ICC	Power Supply Current: 3.3V Core		00mA max during ing Standby (all c			

912-2000-030 Page 41

82C862

查询"82C862"供应商

6.3 AC Characteristics (Preliminary)

6.3.1 PCI Bus AC Timings

Sym	Parameter	Min	Max	Unit	Figure
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3
t103	REQ# setup time to PCICLK rising	12		ns	6-1
t104	REQ# hold time from PCICLK rising	0		ns	6-2
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3

Figure 6-1 Setup Timing Waveform




Figure 6-2 Hold Timing Waveform




Figure 6-3 Output Delay Timing Waveform



查询"82C862"供应商 6.3.2 USB AC Timings: Full Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 3)		
Driver Characteristics								
	Transition Time:					CL = 50pF, Notes 5 and 6		
tR	Rise Time	4	20	ns				
tF	Fall Time	4	20	ns				
tRFM	Rise/Fall Time Matching	90	110	%		(tR/tF)		
vCRS	Output Signal Crossover Voltage	1.3	2.0	V				
zDRV	Driver Output Resistance	28	43	ohm		Steady state drive		
Data Sour	Data Source Timings							
tDRATE	Full Speed Data Rate	11.97	12.03	Mb/s		Average bit rate = 12Mb/s ±0.25%		
tFRAME	Frame Interval	0.9995	1.0005	ms		1.0ms ±0.05%		
	Source Differential Driver Jitter:					Notes 7 and 8		
tDJ1	To Next Transition	-3.5	3.5	ns				
tDJ2	For Paired Transitions	-4.0	4.0	ns				
tEOPT	Source EOP Width	160	175	ns		Note 8		
tDEOP	Differential to EOP Transition Skew	-2	5	ns		Note 8		
	Receiver Data Jitter Tolerance:					Note 8		
tJR1	To Next Transition	-18.5	18.5	ns				
tJR2	For Paired Transitions	-9	9	ns				
	EOP Width at Receiver:					Note 8		
tEOPR1	Must Reject at EOP	40		ns				
tEOPR2	Must Accept as EOP	82		ns				

82C862

查询"82C862"供应商

6.3.3 USB AC Timings: Low Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 4)
Driver Characteristics						
tR tF	Transition Time: Rise Time Fall Time	75 75	300 300	ns ns		Notes 5 and 6 Min# measured with: CL = 50pF Max# measured with: CL = 350pF
tRFM	Rise/Fall Time Matching	80	120	%		(tR/tF)
vCRS	Output Signal Crossover Voltage	1.3	2.0	V		
Data Sour	Data Source Timings					
tDRATE	Low Speed Data Rate	1.4775	1.5225	Mb/s		Average bit rate = 1.5Mb/s ±1.5%
tDDJ1 tDDJ2	Source Differential Driver Jitter, At Host (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns		Notes 7 and 8
tUDJ1 tUDJ2	Source Differential Driver Jitter, At Function (Upstream): To Next Transition For Paired Transitions	-95 -150	95 150	ns ns		Notes 7 and 8
tEOPT	Source EOP Width	1.25	150	μs	6-5	Note 8
tDEOP	Differential to EOP Transition Skew	-40	100	ns	6-5	Note 8
tUJR1 tUJR2	Receiver Data Jitter Tolerance, At Host (Upstream): To Next Transition For Paired Transitions	-152 -200	152 200	ns ns	6-6	
tDJR1 tDJR2	Receiver Data Jitter Tolerance, At Function (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns	6-6	
tEOPR1 tEOPR2	EOP Width at Receiver: Must Reject at EOP Must Accept as EOP	330 675		ns ns	6-6	Note 8

Notes: 1. All voltages measured from the local ground potential, unless otherwise specified.

- 2. All timings use a capacitive load (CL) to ground of 50pF, unless otherwise specified.
- 3. Full speed timings have a 1.5 kohm pull-up to 2.8V on the D+ data line.
- 4. Low speed timings have a 1.5 kohm pull-up to 2.8V on the D- line.
- 5. Measured from 10% to 90% of the data signal.
- 6. The rising and falling edges should be smoothly transitioning (monotonic).
- 7. Timing difference between the differential data signals.
- 8. Measured at crossover point of differential data signals.
- 9. The maximum load specification is the maximum effective capacitive load allowed that meets the target hub Vbus droop of 330mV.



查问。ura6862"焦点eential Data Jitter




Figure 6-5 Differential to EOP Transition Skew and EOP Width






Figure 6-6 Receiver Jitter Tolerance



7.0 Mechanical Package Outlines

Figure 3. 100-Pin Low-Profile Quad Flat Pack (LQFP)



8.0 NAND Tree Test Mode

The NAND tree mode tests both input and bi-directional pins that are part of the NAND tree chain. The NAND tree chain starts at pin 21 (TEST0) while the output of the chain is at pin 4 (AD0).

To enable the NAND tree test mode, strap FireLink 2.0 by pulling up the following pins during the rising edge of RESET#: Pin 25 (TEST1) and Pin 21 (TEST0). For reliable strapping, toggle PCICLK at least two times after RESET# goes low, and at least two times after RESET# goes high. After that strapping sequence, set both RESET# and PCICLK high. Do not toggle RESET# and PCICLK during the NAND tree test.

Once in NAND tree mode, all pins together form the inputs to a NAND gate, with AD0 becoming the output of the NAND gate.

