



[查询"CEFF630B"供应商](#)

# CEPF630B/CEBF630B CEIF630B/CEFF630B




## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEPF630B	200V	0.4Ω	9A	10V
CEBF630B	200V	0.4Ω	9A	10V
CEIF630B	200V	0.4Ω	9A	10V
CEFF630B	200V	0.4Ω	9A <sup>e</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 & TO-262 package & TO-220F full-pak for through hole.



### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263/262	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	200		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous	I <sub>D</sub>	9	9 <sup>e</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>f</sup>	36	36 <sup>e</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	74 0.59	35 0.28	W W/°C
Single Pulsed Avalanche Energy <sup>d</sup>	E <sub>AS</sub>	150	150	mJ
Single Pulsed Avalanche Current <sup>d</sup>	I <sub>AS</sub>	9	9	A
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.7	3.6	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W

[查询"CEFF630B"供应商](#)



查询"CEFF630B"供应商

# CEPF630B/CEBF630B CEIF630B/CEFF630B




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



查询"CEFF630B"供应商

# CEPF630B/CEBF630B CEIF630B/CEFF630B

4




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve