

256K (32K x 8) CMOS EPROM

FEATURES

- · High speed performance
 - 90 ns access time available
- · CMOS Technology for low power consumption
 - 20 mA Active current
 - 100 µA Standby current
- · Factory programming available
- · Auto-insertion-compatible plastic packages
- · Auto ID aids automated programming
- · Separate chip enable and output enable controls
- · High speed "express" programming algorithm
- Organized 32K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin PLCC Package
 - 28-pin SOIC package
 - 28-pin Thin Small Outline Package (TSOP)
 - 28-pin Very Small Outline Package (VSOP)
 - Tape and reel
- · Data Retention > 200 years
- · Available for the following temperature ranges:

- Commercial:

0°C to +70°C

- Industrial:

-40°C to +85°C

- Automotive:


-40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 27C256 is a CMOS 256K bit electrically Programmable Read Only Memory (EPROM). The device is organized as 32K words by 8 bits (32K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90 ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, VSOP or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.

PACKAGE TYPES



© 1996 Microchip Technology Inc.

■ 6103201 0018845 5T8 ■

DS11001L-page 7-25

1.0 查询 EFTERSAL CHARACTERISTICS

1.1 Maximum Ratings*

Vcc and input voltages w.r.t. Vss -0.6V to +7.25V

VPP voltage w.r.t. Vss during
programming -0.6V to +14.0V

Voltage on A9 w.r.t. Vss -0.6V to +13.5V

Output voltage w.r.t. Vss -0.6V to Vcc +1.0V

Storage temperature -65°C to +150°C

Ambient temp. with power applied -65°C to +125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
A0-A14	Address Inputs
CE	Chip Enable
ŌĒ	Output Enable
VPP	Programming Voltage
00 - 07	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection Is Allowed

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

			Co Inc	C = +5V (: mmercial: lustrial: tended (A		7	Tamb = 0°C to +70°C Tamb = -40°C to +85°C Tamb = -40°C to +125°C
Parameter	Part*	Status	Symbol Min. Max. Units Condit				Conditions
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0 -0.5	Vcc+1 0.8	V V	
Input Leakage	all		lu	-10	10	μА	Vin = 0 to VCC
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V V	IOH = -400 μA IOL = 2.1 mA
Output Leakage	all	_	ILO	-10	10	μА	Vout = 0V to Vcc
Input Capacitance	all	_	Cin		6	рF	VIN = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	_	Соит	_	12	рF	Vout = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	C I,E	TTL input TTL input	ICC1 ICC2	_	20 25	mA mA	$\label{eq:VCC} \begin{split} &\text{VCC} = 5.5\text{V; VPP} = \text{VCC} \\ &\text{f} = 1 \text{ MHz;} \\ &\overline{\text{OE}} = \overline{\text{CE}} = \text{VIL;} \\ &\text{IOUT} = 0 \text{ mA;} \\ &\text{VIL} = -0.1 \text{ to } 0.8\text{V;} \\ &\text{ViH} = 2.0 \text{ to VCC;} \\ &\text{Note 1} \end{split}$
Power Supply Current, Standby	C I, E all	TTL input TTL input CMOS input	ICC(S)	_	2 3 100	mA mA μA	<u>CE</u> = Vcc ± 0.2V
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc-0.7	100 Vcc	μA V	VPP = 5.5V

^{*} Parts: C=Commercial Temperature Range; I, E=Industrial and Extended Temperature Ranges

Note 1: Typical active current increases .75 mA per MHz up to operating frequency for all temperature ranges.

DS11001L-page 7-26

-- 6103201 0018846 434 **--**

3 1996 Microchip Technology Inc.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

AC Testing Waveform: ViH = 2.4V and ViL = 0.45V; VOH = 2.0V VOL = 0.8V

Output Load: 1 TTL Load + 100 pF

Input Rise and Fall Times: 10 ns


Ambient Temperature: Commercial: Tamb = $0^{\circ}C$ to $+70^{\circ}C$ Industrial: Tamb = -40° C to $+85^{\circ}$ C

Automotive: Tamb = -40° C to $+125^{\circ}$ C

							OHIOUV	Ç.		Tamb = -40°C to +125°C			
Parameter Sym	1 - 1		27C256-90* 27C256-10*		56-10*	27C256-12		27C256-15		27C256-20		1	
	Sym	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units	Conditions
Address to Output Delay	tACC	-	90	_	100	_	120	_	150	_	200	ns	CE=OE =VIL
CE to Output Delay	tCE	_	90	_	100	_	120	_	150	_	200	ns	OE = VIL
OE to Output Delay	tOE	_	40	_	45	_	55	_	65	_	75	пѕ	CE = VIL
CE or OE to O/P High Impedance	toff	0	30	0	30	0	35	0	50	0	55	ns	
Output Hold from Address CE or OE, whichever goes first	tон	0	_	0	_	0	_	0	_	0	_	ns	

 $^{^{\}star}$ -10, -90 AC Testing Waveform: ViH = 2.4V and ViL = .45V; VoH = 1.5V and VoL = 1.5V Output Load: 1 TTL Load + 30pF

FIGURE 1-1: **READ WAVEFORMS**



Notes: (1) toff is specified for OE or CE, whichever occurs first

(2) OE may be delayed up to tcE - toe after the falling edge of CE without impact on tcE

(3) This parameter is sampled and is not 100% tested.

TAB 查询 27 CPROGRAMMIN 與中帝特ARACTERISTICS

	Ambient Temperature: Tamb = 25° C $\pm 5^{\circ}$ C VCC = 6.5 V ± 0.25 V, VPP = VH = 13.0 V ± 0.25 V									
Parameter	Status	Symbol	Min	Max.	Units	Conditions				
Input Voltages	Logic"1" Logic"0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V					
Input Leakage	_	lu	-10	10	μА	Vin = 0V to Vcc				
Output Voltages	Logic"1" Logic"0"	Voн Vol	2.4	0.45	V V	IOH = -400 μA IOL = 2.1 mA				
Vcc Current, program & verify	_	ICC2	_	20	mA	Note 1				
VPP Current, program	_	IPP2	_	25	mA	Note 1				
A9 Product Identification		Vн	11.5	12.5	٧					

Note 1: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP

TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

for Program, Program Verify and Program Inhibit Modes AC Testing Waveform: VIH=2.4V and VIL=0.45V; VOH=2.0V; VOL=0.8V 1 TTL Load + 100pF Ambient Temperature: Tamb=25°C ± 5°C VCC= 6.5V ± 0.25V, VPP = VH = 13.0V ± 0.25V									
Parameter		Symbol	Min.	Max.	Units	Remarks			
Address Set-Up Time		tas	2		μs				
Data Set-Up Time		tos	2		μs				
Data Hold Time		tDH	2	_	μs				
Address Hold Time		tah	0	_	μs				
Float Delay (2)		tDF	0	130	ns				
Vcc Set-Up Time		tvcs	2		μs				
Program Pulse Width (1)		tPW	95	105	μs	100 μs typical			
CE Set-Up Time		tCES	2		μs				
OE Set-Up Time		toes	2	-	μs				
VPP Set-Up Time		tvps	2	_	μs				
Data Valid from OE		tOE	_	100	ns				

Note 1: For express algorithm, initial programming width tolerance is $100 \,\mu s \pm 5\%$.

© 1996 Microchip Technology Inc.

^{2:} This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).






TABLE 1-6: MODES

Operation Mode	CE	OE	VPP	A9	00 - 07
Read	VIL	VIL	Vcc	X	Dout
Program	VIL	Vін	Vн	x	DIN
Program Verify	VIH	VIL	Vн	x	Dout
Program Inhibit	ViH	ViH	VH	×	High Z
Standby	Vін	×	Vcc	x	High Z
Output Disable	VIL	Vін	Vcc	x	High Z
Identity	VIL	VIL	Vcc	Vн	Identity Code

X = Don't Care

1.2 Read Mode

(See Timing Diagrams and AC Characteristics) Read Mode is accessed when:

- the $\overline{\text{CE}}$ pin is low to power up (enable) the chip
- the $\overline{\text{OE}}$ pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tce). Data is transferred to the output after a delay from the falling edge of OE (toe).

© 1996 Microchip Technology Inc.

6103201 0018849 143

DS11001L-page 7-29

1.3 查**approxy Mode**10/TS"供应商

The standby mode is defined when the CE pin is high (VIH) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100 µA.

1.4 **Output Enable**

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when the following condition is true:

 The OE pin is high and the program mode is not defined.

1.5 Erase Mode (U.V. Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm2 is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000μW/cm2 for approximately 20 minutes.

1.6 **Programming Mode**

The Express Algorithm has been developed to improve on the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1-3.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) VPP is brought to the proper VH level,
- c) the OE pin is high, and
- d) the CE pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A14 and the data to be programmed is presented to pins O0-O7. When data and address are stable, a low going pulse on the CE line programs that location.

1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- Vcc is at the proper level.
- VPP is at the proper VH level.
- the CE line is high, and
- the OE line is low.

1.8 Inhibit


When programming multiple devices in parallel with different data, only CE need be under separate control to each device. By pulsing the CE line low on a particular device, that device will be programmed; all other devices with CE held high will not be programmed with the data, although address and data will be available on their input pins.

1.9 **Identity Mode**

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The CE and OE lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —	Input	Output									
Identity	AO	0 7	O 6	O 5	0	O 3	0 2	0	0	H e x	
Manufacturer Device Type*	VIL VIH	0	0	1	0	1	0	0	1 0	29 8C	

^{*} Code subject to change



27C256 Product Identification System

To order of the obtain information (e.g., on priority of delivery), please use listed part numbers, and refer to factory or listed sales offices.

