

查询"54F168DM"供应商

54F/74F168 • 54F/74F169

4-Stage Synchronous Bidirectional Counters


General Description

The 'F168 and 'F169 are fully synchronous 4-stage up/ down counters. The 'F168 is a BCD decade counter; the 'F169 is a modulo-16 binary counter. Both feature a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.


Features


- Asynchronous counting and loading
- Built-in lookahead carry capability
- Presettable for programmable operation

Ordering Code: See Section 5 **Logic Symbols**




IEEE/IEC






Connection Diagrams

Pin Assignment for





4-131

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Plobages 5	4F168DM 医检验	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μA/ – 0.6 mA
CET	Count Enable Trickle Input (Active LOW)	1.0/2.0	20 μA/ – 1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ – 0.6 mA
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/ – 0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μA/ – 0.6 mA
U/D	Up-Down Count Control Input	1.0/1.0	20 μA/ – 0.6 mA
Q ₀ -Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA

Functional Description


The 'F168 and 'F169 use edge-triggered J-K type flip-flops and have no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over other operations, as indicated in the Mode Select Table. When $\overline{\rm PE}$ is LOW, the data on the $\rm P_{\rm O}\!-\!\rm P_{\rm 3}$ inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur, both $\overline{\rm CEP}$ and $\overline{\rm CET}$ must be LOW and $\overline{\rm PE}$ must be HIGH; the U/ $\overline{\rm D}$ input then determines the direction of counting. The Terminal Count ($\overline{\rm TC}$) output is normally HIGH and goes LOW, provided that $\overline{\rm CET}$ is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for

the 'F169) in the Count Up mode. The \overline{TC} output state is not a function of the Count Enable Parallel (\overline{CEP}) input level. The \overline{TC} output of the 'F168 decade counter can also be LOW in the illegal states 11, 13, and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'F168 will return to the legitimate sequence within two counts. Since the \overline{TC} signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on \overline{TC} . For this reason the use of \overline{TC} as a clock signal is not recommended (see logic equations below).


1) Count Enable = $\overline{CEP} \bullet \overline{CET} \bullet \overline{PE}$ 2) Up: ('F168): $\overline{TC} = Q_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet Q_3 \bullet (Up) \bullet \overline{CET}$

('F169): $\overline{TC} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet (Up) \bullet \overline{CET}$ 3) Down: $\overline{TC} = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet (Down) \bullet \overline{CET}$

Logic Diagram



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Mode Select Table


PE	CEP	CET	U/D̄	Action on Rising Clock Edge
L	х	X	×	Load ($P_n \rightarrow Q_n$)
Н	L	L	н	Count Up (Increment)
н	L	L.	L	Count Down (Decrement)
Н	н	x	x	No Change (Hold)
і н	×	н	x	No Change (Hold)

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

State Diagrams





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Offi

 $\begin{array}{lll} \text{Storage Temperature} & -65^{\circ}\text{C to} & +150^{\circ}\text{C} \\ \text{Ambient Temperature under Bias} & -55^{\circ}\text{C to} & +125^{\circ}\text{C} \\ \end{array}$

Junction Temperature under Bias -55° C to $+175^{\circ}$ C

V_{CC} Pin Potential to Ground Pin

 $-0.5\mbox{V}$ to $\,+\,7.0\mbox{V}$

Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{lll} \text{Standard Output} & -0.5 \text{V to V}_{CC} \\ \text{TRI-STATE} \bullet \text{Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55° C to $+125^{\circ}$ C Commercial 0° C to $+70^{\circ}$ C

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	Vcc	Conditions
Зуппрог			Min	Тур	Max	Onics	•00	Conditions
VIH	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	٧	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			٧	Min	I_{OH} = -1 mA I_{OH} = -1 mA I_{OH} = -1 mA
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	٧	Min	I _{OL} = 20 mA I _{OL} = 20 mA
hн	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μА	Max	V _{IN} = 7.0V
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μА	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	74F	4.75			٧	0.0	l _{ID} = 1.9 μA All Other Pins Grounded
lop	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6 -1.2	mA	Max	$V_{IN} = 0.5V \text{ (except } \overline{\text{CET}}\text{)}$ $V_{IN} = 0.5V \text{ (}\overline{\text{CET}}\text{)}$
los	Output Short-Circuit (Current	-60		-150	mA	Max	V _{OUT} = 0V
ICCL	Power Supply Curren	t		35	52	mA	Max	V _O = LOW

'F168
AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

	查询"54F168DM	供应的	1 74F		5	4F	74F			
Symbol	Parameter	$ \begin{array}{c} {\sf T_A} = +25^{\circ}{\sf C} \\ {\sf V_{CC}} = +5.0{\sf V} \\ {\sf C_L} = 50{\sf pF} \end{array} \qquad \begin{array}{c} {\sf T_A,V_{CC}} = {\sf Mil} \\ {\sf C_L} = 50{\sf pF} \end{array} $					T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max	1	
f _{max}	Maximum Count Frequency	100	115		6.0		90		MHz	2-1
t _{PLH}	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	12.0 16.0	3.0 4.0	9.5 13.0	ns	2-3
t _{PLH}	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 11.0	5.5 4.0	20.0 15.0	5.5 4.0	17.0 12.5	ns	2-3
t _{PLH}	Propagation Delay CET to TC	2.5 2.5	4.5 6.0	6.0 8.0	2.5 2.5	9.0 12.0	2.5 2.5	7.0 9.0	ns	2-3
t _{PLH}	Propagation Delay U/D to TC	3.5 4.0	8.5 12.5	11.0 16.0	3.5 4.0	16.0 14.0	3.5 4.0	12.5 18.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74F T _A = +25°C V _{CC} = +5.0V		54	F	7	4F		
Symbol	Parameter			T _A , V _{CC}	; = Mil	T _A , V _{CC} = Com		Units	Fig. No.
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to CP	4.0 4.0		4.5 4.5		4.5 4.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	3.0 3.0		3.5 3.5		3.5 3.5		115	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	5.0 5.0		8.0 8.0		6.0 6.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0		0.0 1.0		0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0		10.0 10.0		9.0 9.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	0		1.0 0		0		l lis	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	11.0 16.5		14.0 12.0		12.5 18.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/D to CP	0		0		0		113	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0		6.0 9.0		5.5 5.5		ns	2-4

'F169

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

<u>= 19, 34</u>	可 541 100DIVI 洪应 恒	74F		54F		74F		_}		
Symbol	Parameter	V	A = +25° CC = +5.0 CL = 50 pl	V		_C = Mil 50 pF		= Com 50 pF	Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequency	90			60		70		MHz	2-1
t _{PLH}	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	12.0 16.0	3.0 4.0	9.5 13.0	ns	2-3
t _{PLH}	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 12.5	5.5 4.0	20.0 15.0	5.5 4.0	17.5 13.0	ns	2-3
t _{PLH}	Propagation Delay CET to TC	2.5 2.5	4.5 8.5	6.5 11.0	2.5 2.5	9.0 12.0	2.5 2.5	7.0 12.0	ns	2-3
t _{PLH}	Propagation Delay U/D to TC	3.5 4.0	8.5 8.0	11.5 12.0	3.5 4.0	16.0 14.0	3.5 4.0	12.5 13.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol		74F T _A = +25°C V _{CC} = +5.0V		54	F	74	Units	Fig. No.	
	Parameter			T _A , V _{CC}	= Mil	T _A , V _{CC} = Com			
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to CP	4.0 4.0		4.5 4.5		4.5 4.5		ns	2-0
t _h (H) t _h (L)	Hold Time, HIGH or LOW	3.0 3.0		3.5 3.5		3.5 3.5			
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	7.0 5.0		8.0 8.0		8.0 6.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0.5		0 1.0		0 0.5	•		
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0		10.0 10.0		9.0 9.0	(** -	ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	1.0 0		1.0 0		1.0 0	· · · · · · · · · · · · · · · · · · ·		
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	11.0 7.0		14.0 12.0		12.5 8.5		ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/D to CP	0		0 0		0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 7.0		6.0 9.0		4.5 8.0		ns	2-