

4-Stage Synchronous Bidirectional Counters

General Description


The 'F168 and 'F169 are fully synchronous 4-stage up/down counters. The 'F168 is a BCD decade counter; the 'F169 is a modulo-16 binary counter. Both feature a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Features

- Asynchronous counting and loading
- Built-in lookahead carry capability
- Presettable for programmable operation


Ordering Code: See Section 5

Logic Symbols




TL/F/9488-3

IEEE/IEC
'F168



TL/F/9488-8


'F169



TL/F/9488-9


Connection Diagrams

Pin Assignment for
DIP, SOIC and Flatpak



TL/F/9488-1

Pin Assignment
for LCC



TL/F/9488-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μ A/ -0.6 mA
CET	Count Enable Trickle Input (Active LOW)	1.0/2.0	20 μ A/ -1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/ -0.6 mA
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μ A/ -0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μ A/ -0.6 mA
U/ \bar{D}	Up-Down Count Control Input	1.0/1.0	20 μ A/ -0.6 mA
Q ₀ -Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA


Functional Description

The 'F168 and 'F169 use edge-triggered J-K type flip-flops and have no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P₀-P₃ inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/ \bar{D} input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for

the 'F169) in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the 'F168 decade counter can also be LOW in the illegal states 11, 13, and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'F168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below).

- 1) Count Enable = $\overline{\text{CEP}} \cdot \overline{\text{CET}} \cdot \text{PE}$
- 2) Up: ('F168): $\text{TC} = Q_0 \cdot \bar{Q}_1 \cdot \bar{Q}_2 \cdot Q_3 \cdot (\text{Up}) \cdot \text{CET}$
('F169): $\text{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\text{Up}) \cdot \text{CET}$
- 3) Down: $\text{TC} = \bar{Q}_0 \cdot \bar{Q}_1 \cdot \bar{Q}_2 \cdot \bar{Q}_3 \cdot (\text{Down}) \cdot \text{CET}$


Logic Diagram



TL/F/9488-4

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram (Continued)



TL/F/9488-5


Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Mode Select Table


PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load ($P_n \rightarrow Q_n$)
H	L	L	H	Count Up (Increment)
H	L	L	L	Count Down (Decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

State Diagrams



TL/F/9488-6



TL/F/9488-7

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
TRI-STATE® Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	−55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	V _{CC}	Conditions
			Min	Typ	Max			
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}		0.5 0.5		V	Min	I _{OL} = 20 mA I _{OL} = 20 mA
I _{IH}	Input HIGH Current	54F 74F		20.0 5.0		μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F		100 7.0		μA	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current	54F 74F		250 50		μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75		μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6 −1.2		mA	Max	V _{IN} = 0.5V (except CET) V _{IN} = 0.5V (CET)
I _{OS}	Output Short-Circuit Current		−60		−150	mA	Max	V _{OUT} = 0V
I _{CCL}	Power Supply Current			35	52	mA	Max	V _O = LOW

F168

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

查询"54F168DM"供应商

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
f_{max}	Maximum Count Frequency	100	115		6.0		90		MHz	2-1
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	12.0 16.0	3.0 4.0	9.5 13.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay CP to $\overline{\text{TC}}$	5.5 4.0	12.0 8.5	15.5 11.0	5.5 4.0	20.0 15.0	5.5 4.0	17.0 12.5	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{\text{CET}}$ to $\overline{\text{TC}}$	2.5 2.5	4.5 6.0	6.0 8.0	2.5 2.5	9.0 12.0	2.5 2.5	7.0 9.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $U/\overline{\text{D}}$ to $\overline{\text{TC}}$	3.5 4.0	8.5 12.5	11.0 16.0	3.5 4.0	16.0 14.0	3.5 4.0	12.5 18.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW P_n to CP	4.0 4.0		4.5 4.5		4.5 4.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW P_n to CP	3.0 3.0		3.5 3.5		3.5 3.5			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $\overline{\text{CEP}}$ or $\overline{\text{CET}}$ to CP	5.0 5.0		8.0 8.0		6.0 6.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $\overline{\text{CEP}}$ or $\overline{\text{CET}}$ to CP	0 0		0.0 1.0		0 0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $\overline{\text{PE}}$ to CP	8.0 8.0		10.0 10.0		9.0 9.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $\overline{\text{PE}}$ to CP	0 0		1.0 0		0 0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $U/\overline{\text{D}}$ to CP	11.0 16.5		14.0 12.0		12.5 18.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $U/\overline{\text{D}}$ to CP	0 0		0 0		0 0			
$t_w(\text{H})$ $t_w(\text{L})$	CP Pulse Width HIGH or LOW	5.0 5.0		6.0 9.0		5.5 5.5		ns	2-4

F169

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

查询"54F168DM"供应商

查询"54F168DM"供应商

Symbol	Parameter	74F			54F		74F		Units	Fig No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{MII}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
f_{max}	Maximum Count Frequency	90			60		70		MHz	2-1
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	12.0 16.0	3.0 4.0	9.5 13.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 12.5	5.5 4.0	20.0 15.0	5.5 4.0	17.5 13.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 8.5	6.5 11.0	2.5 2.5	9.0 12.0	2.5 2.5	7.0 12.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay U/D to TC	3.5 4.0	8.5 8.0	11.5 12.0	3.5 4.0	16.0 14.0	3.5 4.0	12.5 13.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{MII}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW P_n to CP	4.0 4.0		4.5 4.5		4.5 4.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW P_n to CP	3.0 3.0		3.5 3.5		3.5 3.5			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $\overline{\text{CEP}}$ or $\overline{\text{CET}}$ to CP	7.0 5.0		8.0 8.0		8.0 6.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $\overline{\text{CEP}}$ or $\overline{\text{CET}}$ to CP	0 0.5		0 1.0		0 0.5			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $\overline{\text{PE}}$ to CP	8.0 8.0		10.0 10.0		9.0 9.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $\overline{\text{PE}}$ to CP	1.0 0		1.0 0		1.0 0			
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $\text{U}/\overline{\text{D}}$ to CP	11.0 7.0		14.0 12.0		12.5 8.5		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $\text{U}/\overline{\text{D}}$ to CP	0 0		0 0		0 0			
$t_w(\text{H})$ $t_w(\text{L})$	CP Pulse Width HIGH or LOW	4.0 7.0		6.0 9.0		4.5 8.0		ns	2-4