
查询"5962	2-985	51701	IQ2A	"供应	Z商			F	REVISION	ONS										
LTR						DESCR	IPTION	1					DA	TE (YF	3-MO-E	DA)		APPR	OVED	
REV		[T					ļ										l		
SHEET																				
REV																				
SHEET	15		<u> </u>																	
REV STATUS				REV		·											:			
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
STANDARD MICROCIRCUIT DRAWING				PREPARED BY Joseph A. Kerby CHECKED BY Charles F. Saffle, Jr.						D	EFEN				NTER HIO 4			JS		
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE				APPROVED BY Monica L. Poelking DRAWING APPROVAL DATE 98-02-22					MICROCIRCUIT, DIGITAL, ADVANCED HIGH SPEED CMOS, 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON											
AMS	SC N//	4		REVI	SION	LEVEL					ZE A		GE CC			5	962-	9851	7	
										SHE	ET	L	1	OF	15					

DSCC FORM 2233
APR 97
<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E227-98

9004708 0035258 440

- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54AHCT138	3-Line to 8-Line Decoder/Demultiplexer,
		TTL compatible inputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

DSCC FORM 2234 **APR 97**

9004708 0035259 387

查询"5962-9851701Q2A"供应商。 Absolute maximum ratings 中多。

1.4 Recommended operating conditions. 2/3/5/

1.5 Digital logic testing for device classes Q and V.

^{6/} Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

DSCC FORM 2234 APR 97

■ 9004708 0035260 0T9 ■

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of 55°C to +125°C.

^{4/} The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.

^{5/} Unused inputs must be held high or low to prevent them from floating.

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuit.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - interface Standard for Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

DSCC FORM 2234 APR 97

■ 9004708 0035261 T35 ■

- 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

DSCC FORM 2234 APR 97

■ 9004708 0035262 971 ■

Test and MIL-STD-883 test method 1/	Symbol	Test conditior $-55^{\circ}C \leq T_{C} \leq +4.5 \text{ V} \leq V_{CC} \leq$: ≤ +125°C		Group A subgroups	Limits 3/		Unit
		unless otherwise	specified			Min	Max	
High level output voltage 3006	voltage output under test		Іон = -50 μΑ	4.5 V	1, 2, 3	4.4		V
		For all other inputs V _{IN} = V _{CC} or GND	lон = -8 mA		1	3.94		
					2, 3	3.8		
Low level output voltage 3007	VoL	For all inputs affecting output under test V _{IN} = 2.0 V or 0.8 V	loL = 50 μA	4.5 V	1, 2, 3		0.1	٧
		For all other inputs VIN = Vcc or GND	loL = 8 mA]	1		0.36	
					2, 3	•	0.50	
Input current high 3010	li+i	For input under test, V _{IN} = For all other inputs, V _{IN} =		5.5 V	1		0.1	μ
		, ,			2, 3		1.0	
Input current low 3009	lı_	For input under test, $V_{IN} = GND$ For all other inputs, $V_{IN} = V_{CC}$ or GND		5.5 V	1		-0.1	μ.
	ļ				2, 3		-1.0	
Quiescent supply current 3005	lcc	For all inputs, $V_{IN} = V_{CC}$ or GND $lout = 0.0 \text{ A}$		5.5 V	1		4.0	μ
					2, 3		40.0	
Quiescent supply current delta TTL	ΔΙσο	One input at 3.4 V Other inputs at Vcc or Gi	ND	5.5 V	1		1.35	m
input levels 3005	<u>4</u> /				2, 3		1.5	
Input capacitance 3012	CiN	T _C = +25 °C V _{IN} = V _{CC} or GND See 4.4.1c		5.0 V	4		10.0	pl
Power dissipation capacitance	C _{PD} <u>5</u> /	C _L = 50 pF minimum f = 1 MHz See 4.4.1c		5.0 V	4		16.0	pl
Functional test 3014	<u>6</u> /	Vin = 2.0 V or 0.8 V Verify output Vout		4.5 V	7, 8	L	Н	
	See 4.4.1b			5.5 V				
e footnotes at end of	table.							
	TANDAR		SIZE A				5962-9	851
	IRCUIT D	RAWING 'ER COLUMBUS		DE VICE	ONLEVE		JCCT	
		43216-5000		I VENIO	ON LEVEL	51	HEET	

DSCC FORM 2234 APR 97

9004708 0035263 808

Test and Sym MIL-STD-883 test method <u>1</u> /		Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		Vcc	Group A subgroups	Limi	Limits 3/	
		unless otherwise s	pecified			Min	Max	_
Propagation delay time, A,B,C to Yn	t _{PLH1}	C _L = 15 pF minimum See figure 4	4.5 V and	9		10.4	n	
3003	<u>7</u> /	8/		5.5 V	10, 11	1.0	12.0	
		C _L = 50 pF minimum See figure 4		4.5 V and	9		11.4	
				5.5 V	10, 11	1.0	13.0	
Propagation delay time, A,B,C to Yn	, A,B,C to Yn See figure 4 and		4.5 V and	9		10.4	n	
3003	<u>7</u> /	8/		5.5 V	10, 11	1.0	12.0	
		C _L = 50 pF minimum See figure 4		4.5 V and	9		11.4	
				5.5 V	10, 11	1.0	13.0	
Propagation delay time, G1 to Yn 3003 7/		C _L = 15 pF minimum See figure 4 <u>8</u> /		4.5 V and	9		9.1	n
	7/			5.5 V	10, 11	1.0	10.5	
		C _L = 50 pF minimum See figure 4	4.5 V and	9		10.1		
			5.5 V	10, 11	1.0	11.5		
time, G1 to Yn	t _{РНL2}	C _L = 15 pF minimum See figure 4 8/	4.5 V and 5.5 V	9		9.1	l n	
3003	"				10, 11	1.0	10.5	-
		C _L = 50 pF minimum See figure 4		4.5 V and 5.5 V	9		10.1	-
					10, 11	1.0	11.5	_
Propagation delay time, G2A, G2B to Yn	tр _L нз	C _L = 15 pF minimum See figure 4 <u>8</u> /		4.5 V and 5.5 V	9		9.6	r
3003	_	C _L = 50 pF minimum		4.5 V	9	1.0	11.0 10.6	
		See figure 4		and 5.5 V	10, 11	1.0	12.0	1
Propagation delay time, G2A, G2B to	tpHL3	C _L = 15 pF minimum See figure 4		4.5 V and	9	1.0	9.6	r
Yn	<u>z</u> /	<u>8</u> /		5.5 V	10, 11	1.0	11.0	1
		C _L = 50 pF minimum See figure 4		4.5 V and	9		10.6	
	<u> </u>			5.5 V	10, 11	1.0	12.0	
ee footnotes at end of t	able.				•			
			SIZE					
	TANDAF	RD DRAWING	A				5962-9	851

DSCC FORM 2234 APR 97

9004708 0035264 744 📼

查询"5962-9851701Q2A"供应商 TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883, (e.g. Δlcc) utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and ΔI_{CC} tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 4/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times Δ I_{CC} maximum; and the preferred method and limits are guaranteed.
- 5/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (Is). Where:

 $P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$

 $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + (n \times d \times \Delta I_{CC})$

f is the frequency of the input signal; n is the number of device inputs at TTL levels; d is the duty cycle of the input signal; and C_L is the external output load capacitance.

- 6/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V_{IL} = 0.4 V and V_{IH} = 2.4 V. For outputs, L ≤ 0.8 V, H ≥ 2.0 V.
- 7/ For propagation delay tests, all paths must be tested.
- 8/ On products compliant to MIL-PRF-38535, this parameter is not production tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962- 9 8517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 8

DSCC FORM 2234 APR 97

9004708 0035265 680 **1**

Device type	0	1
Case outlines	E, F	2
Terminal number	Termina	l symbol
1 2 3 5 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	A B C G2A G2B G1 Y7 GND Y6 Y5 Y4 Y3 Y2 Y1 Y0 Vcc	NC A B C G2A NC G2B G1 Y7 GND NC Y6 Y5 Y4 Y3 NC Y2 Y1 Y0 Vcc

NC = No Connection

Terminal description					
Terminal symbol	description				
A, B, C	Address inputs (data)				
 G2A, G2B	Asynchronous enable control inputs (active low)				
G1	Asynchronous enable control inputs (active high)				
Yn	Data outputs				

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 9

DSCC FORM 2234 APR 97

9004708 0035266 517

查询	"5962·	-985170°	1Q2A"1	共应商
----	--------	----------	--------	-----

ENA	ABLE INP	UTS	SEL	ECT INP	UTS				OUT	PUTS			
G1	G2A	G2B	С	В	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	Н	Х	X	Х	Х	Н	Н	Н	Н	Н	Н	н	Н
X	X	H	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	н
L	X	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	н	Н
H	L	L	L	L	L	L	Н	Н	Н	H	Н	Н	Н
н	L	L	L	L	Н	н	L	Н	Н	Н	H	Н	H
H	L	L	L	H	L	H	Н	L	Н	Н	Н	Н	н
H	L	L	L	H	Н	н	Н	Н	L	Н	Н	Н	Н
н	L	L	Н	L	L	H	Н	Н	Н	L	Н	Н	Н
н	L	L	Н	L	Н	H	Н	Н	Н	Н	L	Н	Н
н	L	L	Н	Н	L	H	Н	Н	Н	Н	Н	L	H
H	L	L	Ι	Н	Н	н	Н	Н	Н	Н	Н	Н	L

X = Irrelevant

L = Low level H = High level

FIGURE 2. Truth table.






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98517
		REVISION LEVEL	SHEET 10

DSCC FORM 2234 **APR 97**

9004708 0035267 453





 v_{oL}

NOTES:

- 1. C_L = 50 pF (includes test jig and probe capacitance).
- 2. $R_T = 50\Omega$ or equivalent
- 3. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR $\leq 1 \text{ MHz}$; $t_r = 3.0 \text{ ns}$; $t_r = 3.0 \text{ ns}$
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98517
		REVISION LEVEL	SHEET 11

DSCC FORM 2234 APR 97

■ 9004708 0035268 39T ■

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 12

DSCC FORM 2234 APR 97

9004708 0035269 226

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. The DC bias for the pin under test (V_{BIAS}) = 2.5 V or 3.0 V. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

For C_{IN}, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} test. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5 9 62- 9 8517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 13

DSCC FORM 2234 APR 97

9004708 0035270 T48

^{2/} PDA applies to subgroups 1 and 7.

查询"5962-9851701Q2A"供应商 4.4.2.1 Addition<u>al criteria for device class M</u>. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$ minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

DSCC FORM 2234 APR 97

9004708 0035271 984

- 6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V.</u> Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

5962-98517

REVISION LEVEL
SHEET
15

DSCC FORM 2234 APR 97

■ 9004708 0035272 810 ■

DATE: 98-02-22

Approved sources of supply for SMD 5962-98517 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9851701QEA	01295	SNJ54AHCT138J
5962-9851701QFA	01295	SNJ54AHCT138W
5962-9851701Q2A	01295	SNJ54AHCT138FK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265

Point of contact:

I-20 at FM 1788 Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

9004708 0035273 757