August 2007




LP39542 **Advanced Lighting Management Unit** General Description Features

LP39542 is an advanced lighting management unit for handheld devices. It drives any phone lights including display backlights, RGB, keypad and camera flash LEDs. The boost DC-DC converter drives high current loads with high efficiency. White LED backlight drivers are high efficiency low voltage structures with excellent matching and automatic fade in/fade out function. The stand-alone command based RGB controller is feature rich and easy to configure. Built-in audio synchronization feature allows user to synchronize the color LEDs to audio input. Integrated high current driver can drive camera flash LED or motor/vibra. Internal ADC can be used for ambient light or temperature sensing. The flexible I2C interface allows easy control of LP39542. Small micro SMD package together with minimum number of external components is a best fit for handheld devices.

- Audio synchronization for color/RGB LEDs
- Command based PWM controlled RGB LED drivers -
- Programmable ON/OFF blinking sequences for RGB LED
- High current driver for flash LED with built-in timing and safety feature.
- 4+2 or 6 low voltage constant current white LED drivers with programmable 8-bit adjustment (0...25 mA/LED)
- High efficiency Boost DC-DC converter
- I²C compatible interface
- Possibility for external PWM dimming control
- Possibility for clock synchronization for RGB timing
- Ambient light and temperature sensing possibility
- Small package microSMD-36, 3.0 x 3.0 x 0.6 mm

Applications

- Cellular Phones
- PDAs, MP3 players



Typical Applications


© 2007 National Semiconductor Corporation 300085

LP39542

Somertion Piagrams and Package Mark Information


CONNECTION DIAGRAMS

MicroSMD-36 Package, 3.0 x 3.0 x 0.6 mm, 0.5 mm pitch NS Package Number TLA36AAA or MicroSMDxt-36 Package, 3.0 x 3.0 x 0.65 mm, 0.5 mm pitch NS Package Number RLA36AAA



30008504

PACKAGE MARK



Ordering Information

Order Number	Package Marking	Supplied As	Spec/Flow
LP39542TL	D58B	TNR 250	NoPb
LP39542TLX	D58B	TNR 1000	NoPb
LP39542RL	D58B	TNR 250	NoPb
LP39542RLX	D58B	TNR 1000	NoPb

	escriptions 询"LP39542TL	- 1 共 应 冏	1	
Pin #	Name	Туре	Description	
6F	SW	Output	Boost Converter Power Switch	
6E	FB	Input	Boost Converter Feedback	
6D	FLASH	Output	High Current Flash Output	
6C	R1	Output	Red LED 1 Output	
6B	G1	Output	Green LED 1 Output	
6A	B1	Output	Blue LED 1 Output	
5F	GND_SW	Ground	Power Switch Ground	
5E	GND	Ground	Ground	
5D	V _{DDIO}	Power	Supply Voltage for Logic Input/Output Buffers and Drivers	
5C	SDA	Logic Input/Output	Serial Data In/Out (I ² C)	
5B	IRGB	Input	Bias Current Set Resistor for RGB Drivers	
5A	GND_RGB	Ground	Ground for RGB Currents	
4F	GND_WLED	Ground	Ground for WLED Currents	
4E	IFLASH	Input	High Current Flash Current Set Resistor	
4D	SYNC_PWM	Logic Input	External PWM Control for LEDs or External Clock for RGB Sync	
4C	ADDR_SEL	Logic Input	Address Select (I ² C)	
4B	NRST	Logic Input	Reset Pin	
4A	R2	Output	Red LED 2 Output	
3F	WLED5	Output	White LED 5 Output	
3E	WLED6	Output	White LED 6 Output	
3D	V _{DD1}	Power	Supply Voltage	
3C	FLASH_EN	Logic Input	Enable for High Current Flash	
3B	SCL	Logic Input	Clock (I ² C)	
ЗA	G2	Output	Green LED 2 Output	
2F	WLED3	Output	White LED 3 Output	
2E	WLED4	Output	White LED 4 Output	
2D	ASE	Input	Audio Synchronization Input	
2C	IRT	Input	Oscillator Frequency Resistor	
2B	GNDT	Ground	Ground	
2A	B2	Output	Blue LED 2 Output	
1F	WLED1	Output	White LED 1 Output	
1E	WLED2	Output	White LED 2 Output	
1D	GNDA	Ground	Ground for Analog Circuitry	
1C	VREF	Output	Reference Voltage	
1B	V _{DDA}	Power	Internal LDO Output	
1A	V _{DD2}	Power	Supply Voltage	

Absolute Maximum Ratings (Notes 1, 2) 19世 939542 世代中 20 If Milliary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V (SW, FB, R1-2, G1-2, B1-2, FLASH, WLED1-6)(Notes 3, 4)	-0.3V to +7.2V
$V_{DD1}, V_{DD2}, V_{DDIO}, V_{DDA}$	-0.3V to +6.0V
Voltage on ASE, IRT, IFLASH, IRGB, VREF	-0.3V to V _{DD1} +0.3V with 6.0V max
Voltage on Logic Pins	-0.3V to V _{DDIO} +0.3V with 6.0V max
V(all other pins): Voltage to GND	-0.3V to 6.0V
I (V _{REF})	10 µA
l(R1, G1, B1, R2, G2, B2)	100 mA
I(FLASH)(Note 5)	400 mA
Continuous Power Dissipation (Note 6)	Internally Limited
Junction Temperature (T _{J-MAX})	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering) (Note 7)	260°C
ESD Rating (Note 8)	
Human Body Model:	2 kV

Operating Ratings (Notes 1, 2)

V (SW, FB, WLED1-6, R1-2, G1-2, B1-2, FLASH)	0 to 6.0V
V _{DD1,2} with external LDO	2.7 to 5.5V
V _{DD1,2} with internal LDO	3.0 to 5.5V
V _{DDA}	2.7 to 2.9V
V _{DDIO}	1.65V to V _{DD1}
Voltage on ASE	0.1V to V _{DDA} –0.1V
Recommended Load Current	0 mA to 400 mA
Junction Temperature (T _J) Range	-30°C to +125°C
Ambient Temperature (T _A) Range (Note 9)	-30°C to +85°C

Thermal Properties

Junction-to-Ambient Thermal Resistance(θ_{JA}), TLA36AAA or RLA36AAA Package (Note 10)

60°C/W

Electrical Characteristics (Notes 2, 11)

Limits in standard typeface are for $T_{J} = 25^{\circ}$ C. Limits in **boldface** type apply over the operating ambient temperature range (-30°C < $T_{A} < +85^{\circ}$ C). Unless otherwise noted, specifications apply to the LP39542 Block Diagram with: $V_{DD1} = V_{DD2} = 3.6V$, $V_{DDIO} = 2.8V$, $C_{VDD} = C_{VDDIO} = 100 \text{ nF}$, $C_{UT} = C_{IN} = 10 \mu$ F, $C_{VDDA} = 1 \mu$ F, $C_{REF} = 100 \text{ nF}$, $L_{1} = 4.7 \mu$ H, $R_{FLASH} = 910\Omega$, $R_{RGB} = 5.6 \text{ k}\Omega$ and $R_{RT} = 82 \text{ k}\Omega$ (Note 12).

Symbol	Parameter	Condition		Тур	Max	Units
I _{VDD}	Standby supply current	NSTBY (bit) = L, NRST (pin) = H		1	8	μA
	$(V_{DD1} + V_{DD2})$	SCL=H, SDA = H				-
	No-boost supply current NSTBY (bit) = H,				450	μA
	$(V_{DD1} + V_{DD2})$	EN_BOOST(bit) = L				
		SCL = H, SDA = H				
		Audio sync and LEDs OFF				
	No-load supply current	NSTBY (bit) = H,			1	mA
	$(V_{DD1} + V_{DD2})$	EN_BOOST (bit) = H				
		SCL = H, SDA = H				
		Audio sync and LEDs OFF				
		Autoload OFF				
	RGB drivers	CC mode at R1, G1, B1 and R2, G2, B2 set to 15 mA		150		μA
	$(V_{DD1} + V_{DD2})$	SW mode		150		
	WLED drivers	4+2 banks I _{OUT} = 25.5 mA per LED		500		μA
	$(V_{DD1} + V_{DD2})$					
	Audio synchronization	Audio sync ON				
	$(V_{DD1} + V_{DD2})$	$V_{DD1,2} = 2.8V$		390		μA
		$V_{DD1,2} = 3.6V$		700		
	Flash	I(R _{FLASH}) = 1 mA		2		mA
	$(V_{DD1} + V_{DD2})$	Peak current during flash				
I _{VDDIO}	V _{DDIO} Standby Supply	NSTBY (bit)=L			1	μA
	current	SCL = H, SDA = H				
I _{EXT_LDO}	External LDO output	7V tolerant application only			6.5	mA
	current	I _{BOOST} = 300 mA				
	$(V_{DD1}, V_{DD2}, V_{DDA})$					
V _{DDA}	Output voltage of internal	(Note 13)	2.72	2.80	2.88	V
	LDO for analog parts		-3		+3	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pins.

Note 3: Battery/Charger voltage should be above 6V no more than 10% of the operational lifetime.

Note 4: Voltage tolerance of LP39542 above 6.0V relies on fact that V_{DD1} and V_{DD2} (2.8V) are available (ON) at all conditions. If V_{DD1} and V_{DD2} are not available (ON) at all conditions, National Semiconductor does not guarantee any parameters or reliability for this device.

Note 5: The total load current of the boost converter in worst-case conditions is limited to 300 mA (min. input and max. output voltage).

Note 6: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J=160^{\circ}C$ (typ.) and disengages at $T_J=140^{\circ}C$ (typ.).

Note 7: For detailed soldering specifications and information, please refer to National Semiconductor Application Note AN1112 : Micro SMD Wafer Level Chip Scale Package or Application note AN1412: Micro SMDxt Wafer Lever Chip Scale Package

Note 8: The Human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 9: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}$ C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.


Note 10: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Note 11: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm. Note 12: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

Note 13: V_{DDA} output is not recommended for external use.



Block Diagram 查询"LP39542TL"供应商



Modes of Operation 查询"LP39542TL"供应


RESET: In the RESET mode all the internal registers are reset to the default values and the chip goes to STANDBY mode after reset. NSTBY control bit is low after reset by default. Reset is active always if NRST input pin is low or internal Power On Reset is active. LP39542 can be also reset by writing any data to Reset Register in address 60H. Power On Reset (POR) will activate during the chip startup or when the supply voltage V_{DD2} falls below 1.5V. Once V_{DD2} rises above 1.5V, POR will inactivate and the chip will continue to the STANDBY mode.

STANDBY: The STANDBY mode is entered if the register bit NSTBY is LOW. This is the low power consumption mode, when all circuit functions are disabled. Registers can be written in this mode and the control bits are effective immediately after power up.

STARTUP: When NSTBY bit is written high, the INTERNAL STARTUP SEQUENCE powers up all the needed internal blocks (Vref, Bias, Oscillator etc..). To ensure the correct oscillator initialization, a 10 ms delay is generated by the internal state-machine. If the chip temperature rises too high, the Thermal Shutdown (TSD) disables the chip operation and STARTUP mode is entered until no thermal shutdown event is present.

BOOST STARTUP: Soft start for boost output is generated in the BOOST STARTUP mode. The boost output is raised in PFM mode during the 10 ms delay generated by the state-machine. The Boost startup is entered from Internal Startup Sequence if EN_BOOST is HIGH or from Normal mode when EN_BOOST is written HIGH. During the 10 ms Boost Startup time all LED outputs are switched off to ensure smooth start-up.

NORMAL: During NORMAL mode the user controls the chip using the Control Registers. The registers can be written in any sequence and any number of bits can be altered in a register in one write



Magnetic Boost DC/DC Converter


HetP39542Boost DOVCC onverter generates a 4.0 – 5.3V voltage for the LEDs from single Li-Ion battery (3V...4.5V). The output voltage is controlled with an 8-bit register in 9 steps. The converter is a magnetic switching PWM mode DC/DC converter with a current limit. The converter has three options for switching frequency, 1 MHz, 1.67 MHz and 2 MHz (default), when timing resistor RT is 82 k Ω . Timing resistor defines the internal oscillator frequency and thus directly affects boost frequency and all circuit's internally generated timing (RGB, Flash, WLED fading).

The LP39542 Boost Converter uses pulse-skipping elimination to stabilize the noise spectrum. Even with light load or no load a minimum length current pulse is fed to the inductor. An active load is used to remove the excess charge from the output capacitor at very light loads. At very light load and when input and output voltages are very close to each other, the pulse skipping is not completely eliminated. Output voltage should be at least 0.5V higher than input voltage to avoid pulse skipping. Reducing the switching frequency will also reduce the required voltage difference.

Active load can be disabled with the en_autoload bit. Disabling will increase the efficiency at light loads, but the downside is that pulse skipping will occur. The Boost Converter should be stopped when there is no load to minimise the current consumption. The topology of the magnetic boost converter is called CPM control, current programmed mode, where the inductor current is measured and controlled with the feedback. The user can program the output voltage of the boost converter. The output voltage control changes the resistor divider in the feedback loop.

The following figure shows the boost topology with the protection circuitry. Four different protection schemes are implemented:

- 1. Over voltage protection, limits the maximum output voltage
 - Keeps the output below breakdown voltage.
 - Prevents boost operation if battery voltage is much higher than desired output.
- 2. Over current protection, limits the maximum inductor current
 - Voltage over switching NMOS is monitored; too high voltages turn the switch off.
- 3. Feedback break protection. Prevents uncontrolled operation if FB pin gets disconnected.
- 4. Duty cycle limiting, done with digital control.



Boost Converter Topology

σ
ω
ອ
G
4
N

Magnetic Boost DC/DC Converter Electrical Characteristics 查询"LP39542TL"供应商 Parameter Conditions Symbol Min Max Units Тур Load Current $3.0V \leq V_{IN}$ ILOAD 0 300 $V_{OUT} = 5V$ mΑ $3.0V \leq V_{IN}$ 0 400 $V_{OUT} = 4V$ $3.0V \le V_{IN} \le V_{OUT} - 0.5$ V_{OUT} Output Voltage Accuracy -5 +5 % (FB Pin) $V_{OUT} = 5.0V$ Output Voltage $1 \text{ mA} \leq \text{I}_{\text{LOAD}} \leq 300 \text{ mA}$ V_{IN}-V_(SCHOTTKY) v (FB Pin) $V_{IN} > 5V + V_{(SCHOTTKY)}$ RDS_{ON} Switch ON Resistance $V_{DD1,2} = 2.8V, I_{SW} = 0.5A$ 0.4 0.8 Ω PWM Mode Switching $RT = 82 k\Omega$ f_{boost} 2 MHz Frequency freq_sel[2:0] = 1XX Frequency Accuracy $2.7 \leq VDDA \leq 2.9$ -6 ±З +6 % -9 +9 $RT = 82 k\Omega$ Switch Pulse Minimum no load 25 t_{PULSE} ns Width Startup Time Boost startup from STANDBY t_{STARTUP} 10 ms SW Pin Current Limit 700 800 900 I_{SW_MAX} mΑ 550 950

BOOST STANDBY MODE


User can stop the Boost Converter operation by writing the Enables register bit EN_BOOST low. When EN_BOOST is written high, the converter starts for 10 ms in PFM mode and then goes to PWM mode.

BOOST OUTPUT VOLTAGE CONTROL

User can control the boost output voltage by boost output 8bit register.

Boost Ou Regist		Boost Output Voltage (typical)
Bin	Hex	
0000 0000	00	4.00
0000 0001	01	4.25
0000 0011	03	4.40
0000 0111	07	4.55
0000 1111	0F	4.70
0001 1111	1F	4.85
0011 1111	3F	5.00 Default
0111 1111	7F	5.15
1111 1111	FF	5.30

Boost Output Voltage Control




BOOST FREQUENCY CONTROL

freq_sel[2:0]	frequency
1XX	2.00 MHz
01X	1.67 MHz
001	1.00 MHz


Register 'boost freq' (address 0EH). Register default value after reset is 07H.

Boost Converter Typical Performance Characteristics 查询"L8:39542TL"供取幕 otherwise stated







30008510




30008512









30008511






Boost Startup with No Load



www.national.com





Functionality of Color LED Outputs (R1, G1, B1; R2, G2, B2) UB395422 has 2 sets of AGB/color LED outputs. Both sets CURRENT CONTROL OF COLO

<u>LP39542</u> has 2 sets of RGB/color LED outputs. Both sets have 3 outputs and the sets can be controlled in 4 different ways:

- 1. Command based pattern generator control (internal PWM)
- 2. Audio synchronization control
- 3. Programmable ON/OFF blinking sequences for RGB1
- 4. External PWM control

By using **command based pattern generator** user can program any kind of color effect patterns. LED intensity, blinking cycles and slopes are independently controlled with 8 16-bit commands. Also real time commands are possible as well as loops and step by step control. If analog audio is available on system, the user can use **audio synchronization** for synchronizing LED blinking to the music. The different modes together with the various sub modes generate very colorful and interesting lighting effects. **Direct ON/OFF** control is mainly for switching on and off LEDs. **External PWM control** is for applications where external PWM signal is available and required to control the color LEDs. PWM signal can be connected to any color LED separately as shown later.

COLOR LED CONTROL MODE SELECTION

The RGB_SEL[1:0] bits in the Enables register (08H) control the output modes for RGB1 (R1, G1, B1) and RGB2 (R2, G2, B2) outputs as seen in the following table.

RGB_SEL [1:0]	Audio sync	Pattern generator	Blinking control
00	-	RGB1 & RGB2	-
01	-	RGB2	RGB1
10	RGB2	RGB1	-
11	RGB1 & RGB2	-	-

RGB Control register (00H) has control bits for direct on/off control of all color LEDs. Note that the LEDs have to be turned on in order to control them with audio synchronization or pattern generator.

The external PWM signal can control any LED depending on the control register setup. External PWM signal is connected to PWM/SYNC pin. The controls are in the Ext. PWM Control register (address 07H) except the FLASH control in HC_Flash (10H) register as follows:

Ext. PWM Control (07H)		
wled1-4_pwm	bit 7	PWM controls WLED 1-4
wled5-6_pwm	bit 6	PWM controls WLED 5-6
r1_pwm	bit 5	PWM controls R1 output
g1_pwm	bit 4	PWM controls G1 output
b1_pwm	bit 3	PWM controls B1 output
r2_pwm	bit 2	PWM controls R2 output
g2_pwm	bit 1	PWM controls G2 output
b2_pwm	bit 0	PWM controls B2 output
HC_Flash (10H)		
hc_pwm	bit 5	PWM controls FLASH

Note: If DISPL=1, wled1-4pwm controls WLED1-6

Note: Maximum external PWM frequency is 1kHz. If during the external PWM control the internal PWM is on, the result will be product of both functions.

CURRENT CONTROL OF COLOR LED OUTPUTS (R1, R2, G1, G2, B1, B2)

Both RGB output sets can be separately controlled as constant current sinks or as switches. This is done using cc_rgb1/2 bits in the RGB control register. In constant current mode one or both RGB output sets are controlled with constant current sinks (no external ballast resistors required). The maximum output current for both drivers is set by one external resistor R_{RGB} . User can decrease the maximum current for an individual LED driver by programming as shown later.

The maximum current for all RGB drivers is set with ${\rm R}_{\rm RGB}.$ The equation for calculating the maximum current is

$$I_{MAX} = 100 \times 1.23 V / (R_{RGB} + 50 \Omega)$$

where

 $\mathbf{I}_{\mathrm{MAX}}$ - maximum RGB current in any RGB output in constant current mode

1.23V - reference voltage

100 - internal current mirror multiplier

R_{RGB}- resistor value in Ohms

 50Ω - internal resistor in the I_{RGB} input

For example if 22mA is required for maximum RGB current $\mathrm{R}_{\mathrm{RGB}}$ equals to

R_{RGB}=100×1.23V / I_{MAX}=50Ω=123V / 0.022A=50Ω**=5.54kΩ**

Each individual RGB output has a separate maximum current programming. The control bits are in registers **RGB1 max** current and **RGB2 max current** (12H and 13H) and programming is shown in table below. The default value after reset is 00b.

IR1[1:0], IG1[1:0], IB1[1:0], IR2[1:0], IG2[1:0], IB2[1:0]	Maximum current/output
00	$0.25 imes I_{MAX}$
01	$0.50 imes I_{MAX}$
10	$0.75 imes I_{MAX}$
11	$1.00 imes I_{MAX}$

SWITCH MODE

The switch mode is used if there is a need to connect parallel LEDs to output or if the RGB output current needs to be increased.


Please note that the switch mode **requires an external ballast resistors** at each output to limit the LED current.

The switch/current mode and on/off controls for RGB are in the RGB_ctrl register (00H).


LP39542

查询"L<u>P39542TL"</u>供应商

<u>-F393421L /</u>			
CC RGB1	bit7	1	R1, G1 and B1 are switches \rightarrow limit current with ballast resistor
	5117	0	R1, G1 and B1 are constant current sinks, current limited internally
CC_RGB2	bit6	1	R2, G2 and B2 are switches \rightarrow limit current with ballast resistor
	DILO	0	R2, G2 and B2 are constant current sinks, current limited internally
r1sw	bit5	1	R1 is on
11500	DIG	0	R1 is off
a1sw bit		1	G1 is on
g1sw	0114	0	G1 is off
b1sw	bit3	1	B1 is on
DISW		0	B1 is off
r2sw	bit2	1	R2 is on
125W	DILZ	0	R2 is off
d)ew	bit1	1	G2 is on
g2sw		0	G2 is off
b2sw	hit0	1	B2 is on
D25W	bit0	0	B2 is off



RGB1 output as switch (SW)




RGB1 output as a constant current sink (CC)

30008518

Command Based Pattern Generator 简"LP39542TL "生应商 for Color LEDS

Since registers are 8-bit long one command requires 2 write cycles. Each command has intensity level for each LED, command execution time (CET) and transition time (TT) as seen in the following figures.

The LP39542 has an unique stand-alone command based pattern generator with 8 user controllable 16-bit commands.




COMMAND REGISTER WITH 8 COMMANDS

ADDRESS 50H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 51H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 52H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 53H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 54H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 55H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 56H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 57H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 58H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 59H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 5AH	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 5BH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 5CH	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 5DH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 5EH	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 5FH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
	ADDRESS 51H ADDRESS 52H ADDRESS 53H ADDRESS 53H ADDRESS 55H ADDRESS 56H ADDRESS 56H ADDRESS 57H ADDRESS 59H ADDRESS 59H ADDRESS 5BH ADDRESS 5CH ADDRESS 5CH ADDRESS 5CH	ADDRESS 51HCET1ADDRESS 52HR2ADDRESS 53HCET1ADDRESS 53HCET1ADDRESS 55HCET1ADDRESS 56HR2ADDRESS 57HCET1ADDRESS 58HR2ADDRESS 59HCET1ADDRESS 59HCET1ADDRESS 58HR2ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 50HCET1ADDRESS 50HCET1ADDRESS 50HCET1ADDRESS 50HR2	ADDRESS 51H CET1 CET0 ADDRESS 52H R2 R1 ADDRESS 53H CET1 CET0 ADDRESS 53H CET1 CET0 ADDRESS 53H CET1 CET0 ADDRESS 55H R2 R1 ADDRESS 55H CET1 CET0 ADDRESS 56H R2 R1 ADDRESS 56H R2 R1 ADDRESS 56H R2 R1 ADDRESS 56H R2 R1 ADDRESS 58H CET1 CET0 ADDRESS 58H R2 R1 ADDRESS 58H CET1 CET0 ADDRESS 58H CET1 CET0 ADDRESS 58H R2 R1 ADDRESS 58H R2 R1 ADDRESS 58H CET1 CET0 ADDRESS 50H R2 R1 ADDRESS 50H CET1 CET0 ADDRESS 58H R2 R1	ADDRESS 51H CET1 CET0 B2 ADDRESS 52H R2 R1 R0 ADDRESS 52H R2 R1 R0 ADDRESS 53H CET1 CET0 B2 ADDRESS 53H CET1 CET0 B2 ADDRESS 53H CET1 CET0 B2 ADDRESS 55H CET1 CET0 B2 ADDRESS 56H R2 R1 R0 ADDRESS 58H CET1 CET0 B2 ADDRESS 59H CET1 CET0 B2 ADDRESS 58H R2 R1 R0 ADDRESS 58H CET1 CET0 B2 ADDRESS 58H CET1 CET0 B2 ADDRESS 5CH R2 R1 R0 ADDRESS 58H CET1 CET0 B2 ADDRESS 50H CET1	ADDRESS 51H CET1 CET0 B2 B1 ADDRESS 52H R2 R1 R0 G2 ADDRESS 53H CET1 CET0 B2 B1 ADDRESS 53H CET1 CET0 B2 B1 ADDRESS 53H CET1 CET0 B2 B1 ADDRESS 54H R2 R1 R0 G2 ADDRESS 55H CET1 CET0 B2 B1 ADDRESS 56H R2 R1 R0 G2 ADDRESS 56H R2 R1 R0 G2 ADDRESS 56H R2 R1 R0 G2 ADDRESS 57H CET1 CET0 B2 B1 ADDRESS 58H R2 R1 R0 G2 ADDRESS 59H CET1 CET0 B2 B1 ADDRESS 58H R2 R1 R0 G2 ADDRESS 58H CET1 CET0 B2 B1 ADDRESS 50H CET1 CET0 <t< td=""><td>ADDRESS 51H CET1 CET0 B2 B1 B0 ADDRESS 52H R2 R1 R0 G2 G1 ADDRESS 52H R2 R1 R0 G2 G1 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 54H R2 R1 R0 G2 G1 ADDRESS 55H CET1 CET0 B2 B1 B0 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 59H CET1 CET0 B2 B1 B0 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 58H CET1 CET0 B2<td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 54H R2 R1 R0 G2 G1 G0 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 58H R2 R1 R0 G2 G1 G0 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 <td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 54H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 59H CET1 CET0 B2 B1</td></td></td></t<>	ADDRESS 51H CET1 CET0 B2 B1 B0 ADDRESS 52H R2 R1 R0 G2 G1 ADDRESS 52H R2 R1 R0 G2 G1 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 54H R2 R1 R0 G2 G1 ADDRESS 55H CET1 CET0 B2 B1 B0 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 59H CET1 CET0 B2 B1 B0 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 58H CET1 CET0 B2 <td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 54H R2 R1 R0 G2 G1 G0 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 58H R2 R1 R0 G2 G1 G0 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 <td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 54H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 59H CET1 CET0 B2 B1</td></td>	ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 54H R2 R1 R0 G2 G1 G0 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 58H R2 R1 R0 G2 G1 G0 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 <td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 54H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 59H CET1 CET0 B2 B1</td>	ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 54H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 59H CET1 CET0 B2 B1

COLOR INTENSITY CONTROL

Each color has 3-bit intensity level. Level control is logarithmic, 2 curves are selectable. The LOG bit in register 11H defines the curve used as seen in the following table.

R[2:0], G[2:0],	CURRENT			
B[2:0]	[% × I _{MAX(COLOR)}]			
	LOG=0	LOG=1		
000	0	0		
001	7	1		
010	14	2		
011	21	4		
100	32	10		
101	46	21		
110	71	46		
111	100	100		



www.national.com

COMMAND EXECUTION TIME (CET) AND TRANSITION TIME (TT)

The command execution ∇E^{T} in clissifier duration of one single command. Command execution times CET are defined as follows, when $R_T=82k\Omega$:


CET [3:0]	CET duration, ms
0000	197
0001	393
0010	590
0011	786
0100	983
0101	1180
0110	1376
0111	1573
1000	1769
1001	1966
1010	2163
1011	2359
1100	2556
1101	2753

CET [3:0]	CET duration, ms
1110	2949
1111	3146


Transition time TT is duration of transition from the previous RGB value to programmed new value. Transition times TT are defined as follows:

TT [2:0]	Transition time, ms
000	0
001	55
010	110
011	221
100	442
101	885
110	1770
111	3539

The figure below shows an example of RGB CET and TT times.




The command execution time also may be less than the transition time - the figure below illuminates this case.



LP39542


LOOP CONTROL

查 摘tten 39542 印达纳克密 can be looped using the LOOP bit (D1) in Pattern gen ctrl register (11H). If LOOP=1 the program will be looped from the command 8 register or if there is 0000 0000 and 0000 0000 in one command register. The loop will start from command 1 and continue until stopped by writing rgb_start=0 or loop=0. The example of loop is shown in following figure:



SINGLE PROGRAM

If control bit LOOP=0 the program will start from Command 1 and run to either last command or to empty "0000 0000 / 0000 0000" command.



The LEDs maintain the brightness of the last command when the single program stops. Changes in command register will not be effective in this phase. The RGB_START bit has to be toggled off and on to make changes effective.

START BIT

Pattern_gen_ctrl register's RGB_START bit will enable command execution starting from Command 1.

Pattern gen	Pattern gen ctrl register (11H)					
rgb_start Bit 2		0 – Pattern generator disabled 1 – execution pattern starting from command 1				
loop Bit 1		0 – pattern generator loop disabled (single pattern) 1 – pattern generator loop enabled (execute until stopped)				
log	Bit 0	0 – color intensity mode 0 1 – color intensity mode 1				

Audio Synchronization

The control of the synchronization feature. Audio Sync has 2 modes. **Amplitude mode** synchronizes color LEDs based on input signal's peak amplitude. In the amplitude mode the user can select between 3 different amplitude mapping modes and 4 different speed configurations. The **frequency mode** synchronizes the color LEDs based on bass, middle and treble amplitudes (= low pass, band pass and high pass filters). User can select between 2 different frequency responses and 4 different speed configurations for best audio-visual user experience. Programmable gain and AGC function are also available for adjustment of input signal amplitude to light response. The Audio Sync functionality is described more closely below.

USING A DIGITAL PWM AUDIO SIGNAL AS AN AUDIO SYNCHRONIZATION SOURCE


If the input signal is a PWM signal, use a first or second order low pass filter to convert the digital PWM audio signal into an analog waveform. There are two parameters that need to be known to get the filter to work successfully: frequency of the PWM signal and the voltage level of the PWM signal. Suggested cut-off frequency (-3 dB) should be around 2 kHz to 4 kHz and the stop-band attenuation at sampling frequency should be around -48 dB or better. Use a resistor divider to reduce the digital signal amplitude to meet the specification of the analog audio input. Because a low-order low-pass filter attenuates the high-frequency components from audio signal, MODE_CTRL=01b selection is recommended when frequency synchronization mode is enabled. Application example 5 shows an example of a second order RC-filter for 29 kHz PWM signal with 3.3V amplitude. Active filters, such as a Sallen-Key filter, may also be applied. An active filter gives better stop-band attenuation and cut-off frequency can be higher than for a RC-filter.

To make sure that the filter rolls off sufficiently quickly, connect your filter circuit to the audio input(s), turn on the audio synchronization feature, set manual gain to maximum, apply the PWM signal to the filter input and keep an eye on LEDs. If they are blinking without an audio signal (modulation), a sharper roll-off after the cut-off frequency, more stop-band attenuation, or smaller amplitude of the PWM signal is required.

AUDIO SYNCHRONIZATION SIGNAL PATH

LP39542 audio synchronization is mainly done digitally and it consists of the following signal path blocks:

- Input Buffers
- AD Converter
- DC Remover
- Automatic Gain Control (AGC)
- Programmable Gain
- 3 Band Digital Filter
- Peak Detector
- Look-up Tables (LUT)
- Mode Selector
- Integrators
- PWM Generator
- Output Drivers




The digitized input signal has DC component that is removed by digital DC REMOVER (-3 dB @ 400 Hz). Since the light response of input audio signal is very much amplitude dependent the AGC adjusts the input signal to suitable range automatically. User can disable AGC and the gain can be set manually with PROGRAMMABLE GAIN. LP39542 has 2 audio synchronization modes: amplitude and frequency. For amplitude based synchronization the PEAK DETECTION method is used. For frequency based synchronization **3** BAND FILTER separates high pass, low pass and band bass signals. For both modes the predefined LUT is used to optimize the audio visual effect. MODE SELECTOR selects the synchronization mode. Different response times to music beat can be selected using INTEGRATOR speed variables. Finally PWM GENERATOR sets the driver FET duty cycles.

INPUT SIGNAL TYPE AND BUFFERING

LP39542 supports single ended audio input as shown in the figure below. The electric parameters of the buffer are de-

scribed in the Audio Synch table. The buffer is rail-to-rail input operational amplifier connected as a voltage follower. DC level of the input signal is set by a simple resistor divider



30008525

LP39542

查询LP395421L供应商

Symbol	Parameter	Conditions	Min	Typical	Max	Units
Z _{IN}	Input Impedance of ASE		250	500		kΩ
A _{IN}	Audio Input Level Range	Gain = 21 dB	0.1			V
	(peak-to-peak)	Gain = 0 dB			V _{DDA} -0.1	
f _{3dB}	Crossover Frequencies (-3 dB)					
	Narrow Frequency Response	Low Pass		0.5		
		Band Pass		1.0 and 1.5		
		High Pass		2.0		kHz
	Wide Frequency Response	Low Pass		1.0		
		Band Pass		2.0 and 3.0		
		High Pass		4.0		


CONTROL OF ADC AND AUDIO SYNCHRONIZATION

The following table describes the controls required for audio synchronization.


	Audio_sync	_CTRL1 (2AH)			
	Input signal gain control. R	ange 021 dB, step 3 dB:			
D'1 7 5	[000] = 0 dB (default)	[011] = 9 dB	[110] = 18 dB		
BIIS 7-5	[001] = 3 dB	[100] = 12 dB	[111] = 21 dB		
	[010] = 6 dB	[101] = 15 dB			
	Synchronization mode sele	ector.			
Bit 4	SYNCMODE = 0 → Amplit	ude Mode (default)			
	SYNCMODE = 1 → Freque	ency Mode			
	Automatic Gain Control en	able			
Bit 3	1 = enabled				
	0 = disabled (Gain Select e	enabled) (default)			
	Audio synchronization enable				
Bit 2	1 = Enabled				
	Note : If AGC is enabled, AGC gain starts from current GAIN_SEL gain value.				
	0 = Disabled (default)				
Bits 1-0					
		rement			
	î	. ,			
Bit 4					
D 'l 0.0		applicable in audio sync r	node)		
Bits 3-2					
DIIS I-U					
	Bit 3 Bit 2 Bits 1-0	Input signal gain control. RBits 7-5 $[000] = 0 dB (default)$ $[001] = 3 dB$ $[010] = 6 dB$ Bit 4Synchronization mode select SYNCMODE = 0 \rightarrow Amplite SYNCMODE = 1 \rightarrow Freque Automatic Gain Control end 1 = enabled 	Input signal gain control. Range 021 dB, step 3 dBBits 7-5 $[000] = 0 dB (default)$ $[011] = 9 dB$ $[001] = 3 dB$ $[100] = 12 dB$ $[010] = 6 dB$ $[101] = 15 dB$ Bit 4Synchronization mode selector.Bit 4SYNCMODE = 0 \rightarrow Amplitude Mode (default)SYNCMODE = 1 \rightarrow Frequency ModeAutomatic Gain Control enable1 = enabled0 = disabled (Gain Select enabled) (default)Audio synchronization enable1 = Enabled0 = disabled (Gain Select enabled) (default)Bit 2Bit 3Bit 4(00] = Single ended input signal, ASE.[01] = Temperature measurement[10] = Ambient light measurement[11] = No input (default)Audio_sync_CTRL2 (2BH)Bit 4Bit 3 -2See below: Mode controlBits 3-2See below: Mode controlBits 3-2Sets the LEDs light response time to audio input.[00] = FASTEST (default)[01] = FASTBits 1-0[10] = MEDIUM		


MODE CONTROL IN FREQUENCY MODE

Mode c 如何 hap 你 strupt b 供 应应</mark> udio synchronization mode select: the frequency mode and the amplitude mode. During the **frequency mode** user can select two filter options by MODE_CTRL as shown below. User can select the filters




MODE CONTROL IN AMPLITUDE MODE







based on the music type and light effect requirements. In the first mode the frequency range extends to 8 kHz in the secont to 4 kHz.


The lowpass filter is used for the red, the bandpass filter for the blue and the hipass filter for the green LED.








LP39542





2. Feed SYNC/PWM pin with 5 MHz clock

By this the internal 5 MHz clock is disabled from pattern generator and flash timing circuitry.

The external clock signal frequency will fully determine the timings related to RGB and Flash.

Note: The boost converter will use internal 5 MHz clock even if the external clock is available.

RGB Output Synchronization to External Clock

The RGB pattern generator and high current flash driver timing can be synchronized to external clock with following configuration.

1. Set PWM_SYNC bit in Enables register to 1

RGB LED Blinking Control


LP39542 has a possibility to drive indicator LEDs with RGB1 outputs with programmable blinking time. Blinking function is enabled with RGB_SEL[1:0] bits set as 01b in 0BH register. R1_CYCLE_EN, G1_CYCLE_EN and B1_CYCLE_EN bits in cycle registers (02H, 04H and 06H) enable/disable blinking function for corresponding output. When EN_BLINK bit is written high in register 11H, the blinking sequences for all outputs (which has CYCLE_EN bit enabled) starts simultaneously. EN_BLINK bit should be written high after selecting wanted blinking sequences and enabling CYCLE_EN bits, to synchronize outputs to get desired lighting effect. R1SW, G1SW and B1SW bits can be used to enable and disable outputs when wanted.

RGB1 blinking sequence is set with R1, G1 and B1 blink registers (01H, 03H and 05H) by setting the appropriate OFF-ON times. Blinking cycle times are set with R1_CYCLE[2:0], G1_CYCLE[2:0] and B1_CYCLE[2:0] bits in R1, G1 and B1 CYCLE registers (02H, 04H and 06H). OFF/ON time is a percentage of the selected cycle time. Values for setting OFF/ ON time can be seen in following table.

Description Name Bit R1_ON[3:0], R1_OFF[3:0] 7-4, 3-0 RGB1 ON and OFF time G1_ON[3:0], G1_OFF[3:0] **ON/OFF** time Bits B1 ON[3:0], B1 OFF[3:0] 0000 0% 0001 1% 0010 2.5% 0011 5% 0100 7.5% 0101 10% 0110 15% 0111 20% 1000 30% 1001 40% 1010 50% 1011 60% 1100 70% 1101 80% 1110 90% 1111 100%

R1, G1 and B1 Blink Registers (01H, 03H and 05H):

Blinking ON/OFF cycle is defined so that there will be first OFF-period then ON-period after which follows an off-period for the remaining cycle time that can not be set. If OFF and ON times are together more than 100% the first OFF time will be as set and the ON time is cut to meet 100%. For example, if 50% OFF time is set and ON time is set greater than 50%, only 50% ON time is used, the exceeding ON time is ignored. If OFF and ON times are together less than 100% the remaining cycle time output is OFF.



Values for setting the blinking cycle for RGB1 can be seen in 查彻唑啊纳尔TL"供应商

Name	Bit		Decription]			
	-		•				
R1_CYCLE_EN	3	Blinking enable					
G1_CYCLE_EN		0 = disabled					
B1_CYCLE_EN		1 = enabled, ou	tput state is defir	ed with blinking			
		cycle					
R1_CYCLE[2:0]	2-0		RGB1 cycle time)			
G1_CYCLE[2:0]		Bits Blinking cycle Blinking					
B1_CYCLE[2:0]		time frequency					
		000	0.1s	10 Hz			
		001 0.25s 4 Hz					
		010 0.5s 2 Hz					
		011	1s	1 Hz			
		100	2s	0.5 Hz			
		101	3s	0.33 Hz			
		110 4s 0.25 Hz					
		111	5s	0.2 Hz			

R1, G1 and B1 Cycle Registers (02H, 04H and 06H):

PATTERN_GEN_CTRL Register (11H):

Name	Bit	Description	
EN_BLINK	3	Blinking sequence start bit	
		0 = disabled	
		1 = enabled	


RGB Driver Electrical Characteristics (R1, G1, B1, R2, G2, B2 Outputs) 查询"LP39542TL"供应商

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{LEAKAGE}	R1, G1, B1, R2, G2, B2 pin leakage current			0.1	1	μA
I _{RGB}	Maximum recommended sink current	CC mode			40	mA
		SW mode			50	mA
	Accuracy @ 37mA	R_{RGB} =3.3 k Ω ±1%, CC mode		±5		%
	Current mirror ratio	CC mode		1:100		
	RGB1 and RGB2 current mismatch	I _{RGB} =37mA, CC mode		±5		%
R _{SW}	Switch resistance	SW mode		2.5	5	Ω
f _{RGB}	RGB switching frequency	Accuracy proportional to internal clock freq.	18.2	20	21.8	kHz
		If SYNC to external 5 MHz clock is in use		20		kHz

Note: RGB current should be limited as follows:

constant current mode - limit by external R_{RGB} resistor;


switch mode - limit by external ballast resistors



Output Current vs Pin Voltage (Current Sink Mode)




Pin Voltage vs Output Current (Switch Mode)



30008568





Single High Current Driver

of driving high current LED, mainly targeted for FLASH LED in camera phone applications.

MAXIMUM CURRENT SETUP FOR FLASH

The user sets the maximum current of FLASH with $\rm R_{FLASH}$ resistor based on following equation:

$$I_{MAX} = 300 \times 1.23 \text{V} / (\text{R}_{\text{FLASH}} + 50 \Omega),$$

where

Imax = maximum flash current in Amps (ie. 0.3A)

1.23V = reference voltage

300 = internal current mirror multiplier

R_{FLASH} = Resistor value in Ohms

 50Ω = Internal resistor in the I_{FLASH} input

For example if 400mA is required for the maximum flash current, $\rm R_{FLASH}$ equals to

$$\label{eq:RFLASH} \begin{split} \text{R}_{\text{FLASH}} &= 300 \times 1.23 \text{V} \, / \, \text{I}_{\text{MAX}} - 50 \Omega = 369 \text{V} \, / \, 0.4 \text{A} - 50 \Omega = \\ & 873 \Omega \text{ e.g. } 910 \Omega \text{ resistor can be used} \end{split}$$

CURRENT CONTROL FOR FLASH


To minimize the internal current consumption, the flash function has an enable bit EN_HCFLASH in the HC_Flash register.

EN_ HCFLASH	MODE
0	FLASH disabled, no extra current consumption through R _{FLASH}
1	FLASH enabled, IFLASH set by HC_SW[1:0] (see below)

HC[1:0] bits in the HC_Flash register control the FLASH current as show in following table.

HC[1:0]	I(FLASH)
00	$0.25 imes I_{MAX(FLASH)}$
01	$0.50 \times I_{MAX(FLASH)}$
10	$0.75 \times I_{MAX(FLASH)}$
11	$1.00 imes I_{MAX(FLASH)}$

The figure below shows the internal structure for the FLASH driver.




FLASH TIMING

Flash output is turned on in lower current View finder mode when the EN_HCFLASH bit is written high. The actual flash at maximum current starts when the FLASH_EN digital input pin goes high. The Flash length can be selected from 3 predefined values or the FLASH_EN pin pulse length can determine how long the flash pulse is. After flash pulse the flash is shut down completely. To enable flash again, EN_HCFLASH bit must be set to 0 and then 1.The pulse length is controlled by the FT_T[1:0] bits in register 10H as show in the table below.

FL_T[1:0]	Flash duration typ	Current during view finder/ focusing	Current during FLASH
00	200ms	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$
01	400ms	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$
10	600ms	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$
11	EN_FLASH on duration	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$

After the flash pulse the EN_HCFLASH bit has to be written low, the LP39542 does not clear this bit automatically. If 11b is selected in the FL_T[1:0] register, then it is possible to use safety bit EN_SAFETY in register 10H. When EN_SAFETY is 1, then the flash is shut down automatically, if the FLASH_EN pulse duration is longer than 1.2 seconds (typ.). This prevents any damage to the application circuitry, if the FLASH_EN pin is stuck high because of user or program error.



Flash LED can be controlled also with external PWM signal:

na	al: HC_FLASH Register (10H):				
	Name	Bit	Description		
			Flash external PWM control		
	HC_PWM	5	0 = Flash external PWM control disabled		
			1 = Flash external PWM control enabled		

High Current Driver Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
ILEAKAGE	FLASH pin leakage current			0.1	2	μA
I _{MAX(FLASH)}	Maximum Sink Current				400	mA
	Accuracy	R_{FLASH} = 910 Ω	-10 -5		10 5	%
	Current mirror ratio			1:300		
t _{SAFETY}	Flash safety time	EN_SAFETY = 1, FL_T = 11b		1.2	[s


Backlight Drivers

<u>LP39542</u> hdspendent backlight drivers. Both drivers are regulated constant current sinks. LED current for both LED banks (WLED1...4 and WLED5...6) are controlled by 8-bit current mode DACs with 0.1 mA step.


WLED1...4 and WLED5...6 can be also controlled with one DAC for better matching allowing the use of larger displays having up to 6 white LEDs in parallel.

DISPL	Configuration	Matching	
0	Main display up	Good btw	
	to 4 LEDs	WLED14	
	Sub display up	Good btw	
	to 2 LEDs	WLED56	
4	Large display	Good btw	
I	up to 6 LEDs	WLED 16	


Display configuration is controlled with DISPL bit as shown in the following table.



Main display up to 4 LEDs (WLED1...4)




Sub display driver up to 2 LEDs (WLED5...6)




Main display up to 6 LEDs (WLED1...6) (DISPL=1)

FADE IN / FADE OUT

LP395查诊验型P3004距低使应应商out for main and sub backlight. The fade function is enabled to main and sub backlights with EN_FADE_W1_4 and EN_FADE_W5_6 register bits. Register bits SLOPE_W1_4 and SLOPE_W5_6 set the slope of the fade curve. The fading times are shown in the graphs, which corresponds the full range current change (0-255). Note that when large display mode is selected (DIS-PL = 1), then EN_FADE_W5_6 and SLOPE_W5_6 bits do not have any effect.





30008540

WLED Control Register (08H):


Name	Bit	Description
SLOPE_W5_6	6	Slope for WLED5-6 0 = Full range fade execution time 1.30s 1 = Full range fade execution time 0.65s
SLOPE_W1_4	SLOPE_W1_4 5 Slope for WLED1-4 0 = Full range fade execution time 1.30s 1 = Full range fade execution time 0.65s	
EN_FADE_W5_6	4	Enable fade for WLED5-6 0 = Fade disabled 1 = Fade enabled
EN_FADE_W1_4	3	Enable fade for WLED1-4 0 = Fade disabled 1 = Fade enabled
DISPL	2	Large display mode enable 0 = WLED1-4 and WLED5-6 are controlled separately 1 = WLED1-4 and WLED5-6 are controlled with WLED1-4 controls
EN_W1_4	1	Enable WLED1-4 0 = WLED1-4 disabled 1 = WLED1-4 enabled
EN_W5_6	0	Enable WLED5-6 0 = WLED5-6 disabled 1 = WLED5-6 enabled

LP39542

ADJUSTMENT

查询"LP	395 W2Eb 1 <mark>4病愈</mark> 商 WLED5-6[7:0]	Driver current, mA (typical)
	0000 0000	0
	0000 0001	0.1
	0000 0010	0.2
	0000 0011	0.3
	1111 1101	25.3
	1111 1110	25.4
	1111 1111	25.5





Backlight Driver Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typical	Max	Units
I _{MAX}	Maximum Sink Current		21.3	25.5	29.4	mA
I _{leakage}	Leakage Current			0.03	1	μA
I _{WLED1}	WLED1 Current tolerance	I _{WLED1} set to 12.8 mA (80H)	10.52	12.8	14.78	mA
			-18		+16	%
I _{match1-4}	Sink Current Matching	I _{SINK} = 13 mA, Between WLED14		0.2		%
I _{match5-6}	Sink Current Matching	I _{SINK} = 13 mA, Between WLED56		0.2		%
I _{match1-6}	Sink Current Matching	I _{SINK} = 13 mA, Between WLED16		0.3		%

Note: Matching is the maximum difference from the average.

Ambient Light and Temperature Measurement with LP39542


The A to bight to big

The selection between these modes is controlled with input selector bits INPUT_SEL[1:0] in register 2AH as seen on the following table. Internal averaging function can be used to filter unwanted noise from the measured signal. Averaging function can be enabled with EN_AVG bit in register 2BH.


INPUT_SEL[1	:0]	Mode		
00		Audio synchronization		
01		Temperature measurement (voltage input)		
10		Ambient light measurement (current input)		
11		No input		
EN_AVG = 0		iging disabled. f _{sample} = 122 Hz, n register changes every 8.2 ms.		
EN_AVG = 1	Averaging enabled. f _{sample} = 244 H averaging of 64 samples, data in register changes every 262 ms (3.2Hz).			

AMBIENT LIGHT MEASUREMENT

The ambient light measurement requires only one external component: Ambient light sensor (photo transistor or diode). The ADC reads the current level at ASE pin and converts the result into a digital word. User can read the ADC output from the ADC output register. The known ambient light condition allows user to set the backlight current to optimal level thus saving power especially in low light and bright sunlight condition.




ASE Input Configuration for Light Measurement




TEMPERATURE MEASUREMENT

The temperature measurement requires two external components: resistor and thermistor (resistor that has known temperature vs resistance curve). The ADC reads the voltage level at ASE pin and converts the result into a digital word. User can read the ADC output from register. The known temperature allows for example to monitor the temperature inside the display module and decrease the current level of the LEDs if temperature raises too high. This function may increase lifetime of LEDs in some applications.



LP39542




EXAMPLE TEMP SENSOR READING AT DIFFERENT TEMPERATURES ($R_{25^{\circ}C}$ = 1M Ω)


T(°C)	R(MΩ)	Rt(MΩ)	V(ASE)				
-40	1	60	2.7540984				
0	1	4	2.24				
25	1	1	1.4				
60	1	0.2	0.4666667				
100	1	0.04	0.1076923				

7V Shielding

To shien LP39542TL "供应商 To shien LP39542 from high input votages 6...7.2V the use of external 2.8V LDO is required. This 2.8V voltage protects internally the device against high voltage condition. The recommended connection is as shown in the picture below. Internally both logic and analog circuitry works at 2.8V supply voltage. Both supply voltage pins should have separate filtering capacitors.



In cases where high voltage is not an issue the connection is as shown below



ic Interface Electrical Characteristics

$(1.65V \le V_{DDIO} \le V_{DD1,2}V)$ (Unless otherwise noted).									
Symbol	Parameter	Conditions	Min	Тур	Max	Units			
LOGIC INPU	ITS ADDR_SEL, NRST, S	CL, SYNC_PWM, FLASH	I_EN, SDA						
V _{IL}	Input Low Level				0.2×V _{DDIO}	V			
V _{IH}	Input High Level		0.8×V _{DDIO}			V			
I _L	Logic Input Current		-1.0		1.0	μA			
f _{SCL}	Clock Frequency				400	kHz			
LOGIC OUT	PUT SDA								
V _{OL}	Output Low Level	I _{SDA} = 3 mA		0.3	0.5	V			
I _L	Output Leakage Current	V _{SDA} = 2.8V			1.0	μA			

Note: Any unused digital input pin has to be connected to GND to avoid floating and extra current consumption.

I²C Compatible Interface

INTERFACE BUS OVERVIEW


The I²C compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bi-directional communications between the devices connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). These lines should be connected to a positive supply, via a pull-up resistor and remain HIGH even when the bus is idle. Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the serial clock (SCL).

DATA TRANSACTIONS

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.


I²C DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



I²C START AND STOP CONDITIONS


START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I2C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP39542 address is 54h or 55H as selected with ADDR_SEL pin. I2C address for LP39542 is 54H when ADDR_SEL=0 and 55H when ADDR_SEL=1. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.




Register changes take an effect at the SCL rising edge during the last ACK from slave. 查询"LP39542TL"供应商



id = 7-bit chip address, 54H (ADDR_SEL=0) or 55H (ADDR_SEL=1) for LP39542.

I²C Write Cycle

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.



LP39542

Symbol	Parameter	Limit		Units
		Min	Max	1
1	Hold Time (repeated) START Condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold Time (Output direction, delay generated by LP39542)	300	900	ns
5	Data Hold Time (Input direction, delay generated by the Master)	0	900	ns
6	Data Setup Time	100		ns
7	Rise Time of SDA and SCL	20+0.1C _b	300	ns
8	Fall Time of SDA and SCL	15+0.1C _b	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		μs
Cb	Capacitive Load for Each Bus Line	10	200	pF

NOTE: Data guaranteed by design

Autoincrement mode is available, with this mode it is possible to read or write bytes with autoincreasing addresses. LP39542 has empty spaces in address register map, and it is recommended to use autoincrement mode only for writing in pattern command registers.

The output capacitor C_{OUT} directly affects the magnitude of the output ripple voltage. In general, the higher the value of C_{OUT} , the lower the output ripple magnitude. Multilayer ceramic capacitors with low ESR are the best choice. At the lighter loads, the low ESR ceramics offer a much lower Vout ripple that the higher ESR tantalums of the same value. At the higher loads, the ceramics offer a slightly lower Vout ripple magnitude than the tantalums of the same value. However, the dv/dt of the Vout ripple with the ceramics is much lower than the tantalums under all load conditions. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

Some ceramic capacitors, especially those in small packages, exhibit a strong capacitance reduction with the increased applied DC voltage, so called DC bias effect. The capacitance value can fall to below half of the nominal capacitance. Too low output capacitance will increase noise and it can make the boost converter unstable. Recommended maximum DC bias effect at 5V DC voltage is -50%.

INPUT CAPACITOR, CIN

The input capacitor C_{IN} directly affects the magnitude of the input ripple voltage and to a lesser degree the V_{OUT} ripple. A higher value C_{IN} will give a lower V_{IN} ripple. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

OUTPUT DIODE, D₁

A schottky diode should be used for the output diode. Peak repetitive current rating of the schottky diode should be larger


LIST OF RECOMMENDED EXTERNAL COMPONENTS

than the peak inductor current (ca. 1A). Average current rating of the schottky diode should be higher than maximum output current (400 mA). Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown of the schottky diode larger than the output voltage. Do not use ordinary rectifier diodes, since slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer.


INDUCTOR, L₁


The LP39542's high switching frequency enables the use of the small surface mount inductor. A 4.7 μ H shielded inductor is suggested for 2 MHz operation, 10 μ H should be used at 1 MHz. The inductor should have a saturation current rating higher than the peak current it will experience during circuit operation (ca. 1A). Less than 300 m Ω ESR is suggested for high efficiency. Open core inductors cause flux linkage with circuit components and interfere with the normal operation of the circuit. This should be avoided. For high efficiency, choose an inductor with a high frequency core material such as ferrite to reduce the core losses. To minimize radiated noise, use a toroid, pot core or shielded core inductor. The inductor should be connected to the SW pin as close to the IC as possible. Examples of suitable inductors are: TDK VLF4012AT-4R7M1R1 and Panasonic ELLVEG4R7N.


Symbol	Symbol explanation	Value	Unit	Туре		
C _{VDD1}	C between VDD1 and GND	100	nF	Ceramic, X7R / X5R		
C _{VDD2}	C between VDD2 and GND	100	nF	Ceramic, X7R / X5R		
C _{VDDIO}	C between VDDIO and GND	100	nF	Ceramic, X7R / X5R		
C _{VDDA}	C between VDDA and GND	1	μF	Ceramic, X7R / X5R		
C _{OUT}	C between FB and GND	10	μF	Ceramic, X7R / X5R, 10V		
C _{IN}	C between battery voltage and GND	10	μF	Ceramic, X7R / X5R		
L ₁	L between SW and V _{BAT} at 2 MHz	4.7	μH	Shielded, low ESR, Isat 1A		
C _{VREF}	C between V _{REF} and GND	100	nF	Ceramic, X7R		
C _{VDDIO}	C between V_{DDIO} and GND	100	nF	Ceramic, X7R		
R _{FLASH}	R between I _{FLASH} and GND	1.2	kΩ	±1%		
R _{RBG}	R between I _{RGB} and GND	5.6	kΩ	±1%		
R _{RT}	R between I _{RT} and GND	82	kΩ	±1%		
D ₁	Rectifying Diode (Vf @ maxload)	0.3	V	Schottky diode		
C _{ASE}	C between Audio input and ASE	100	nF	Ceramic, X7R / X5R		
LEDs			User defined			
D _{LIGHT}	Light Sensor	TDK BSC2015				




LP39542









								-	
(HEX)	AUUH REGISTER D7 D6 D5 (HEX)	D7	D6	D5	D4	D3	D2	5	查 og
Ę	היט מטמ	cc_rgb1	cc_rgb2	r1sw	g1sw	b1sw	r2sw	g2sw	b2sw <mark>@</mark>
8		1	-	0	0	0	0	0	0
5	D1 hlink	r1_on[3]	r1_on[2]	r1_on[1]	r1_on[0]	r1_off[3]	r1_off[2]	r1_off[1]	r1_off[
5		0	0	0	0	0	0	0	542 0
Ę						r1_cycle en	r1_cycle[2]	r1_cycle[1]	r1_cycle
70						0	0	0	_ <mark>"(</mark> 0
5	14 Pilint	g1_on[3]	g1_on[2]	g1_on[1]	g1_on[0]	g1_off[3]	g1_off[2]	g1_off[1]	g1_of
3		0	0	0	0	0	0	0	Z宿 0
5	C1 ovolo					g1_cycle en	g1_cycle[2]	g1_cycle[1]	g1_cycle[0]
5	al cycle					0	0	0	0
5	1 Jaild PO	b1_on[3]	b1_on[2]	b1_on[1]	b1_on[0]	b1_off[3]	b1_off[2]	b1_off[1]	b1_off[0]
ß		0	0	0	0	0	0	0	0
ų						b1_cycle en	b1_cycle[2]	b1_cycle[1]	b1_cycle[0]
8	BI cycle					0	0	0	0
07	Ext. PWM control	wled1_4 _pwm	wled5_6 _pwm	r1_pwm	g1_pwm	b1_pwm	r2_pwm	g2_pwm	b2_pwm
		0	0	0	0	0	0	0	0
ę			slope_w5_6	slope_w1_4	en_fade_w5_6	en_fade_w1_4	displ	en_w1_4	en_w5_6
9			0	0	0	0	0	0	0
g					wled	wled1_4[7:0]			
ß	WLEUI-4	0	0	0	0	0	0	0	0
Ś					wledt	wled5_6[7:0]			
5		0	0	0	0	0	0	0	0
OB	Enables	pwm_ sync	nstby	en_ boost			en autoload	rgb_s	rgb_sel[1:0]
		0	0	0			1	0	0
Ç					dat	data[7:0]			
3		0	0	0	0	0	0	0	0
ç					poq	boost[7:0]			
3	BOOSI OULPUI	0	0	-	-	-	-	-	-
Ц	Boost fra							freq_sel[2:0]	
L L	h11 ⁻¹⁶⁰⁰⁰						1	1	1

询"LF 名	en_65	2T •	L" fool	井/ o	ib1[1:0]	8000	ib2[1:0]	0	input_sel[1:0]	1	speed_ctrl[1:0]	0	cet[3:2]	0		0	cet[3:2]	0	,	0	cet[3:2]	0	,	0	cet[3:2]	0		0	cet[3:2]	0	, ,	
10	hc[1:0]	0	dool	0	qi	0	qi	0	input	L	beeds	0	90	0	tt[2:0]	0	ÿ	0	tt[2:0]	0	CE	0	tt[2:0]	0	CE	0	tt[2:0]	0	CE	0	tt[2:0]	-
D2	hc[0	rgb_start	0	[0	[0	0	en_sync	0	[1:0]	0		0		0		0		0		0		0		0		0		0		c
D3	1:0]	0			ig1[1:0]	0	ig2[1:0]	0	en_agc	0	mode_ctrl[1:0]	0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		0	g[2:0]	0		c
D4	fl_t[1:0]	0			ir1[1:0]	0	ir2[1:0]	0	sync_mode	0	en_avg	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	0		0	b[2:0]	c
D5	hc_pwm	0			Ξ.	0	ir	0		0				0		0		0		0		0		0		0		0		0		c
D6	en_safety	0				J			gain_sel[2:0]	0			r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	0	r[2:0]	0	cet[1:0]	-
D7										0				0	O	0		0	C	0		0	ö	0		0	O	0		0	O	c
REGISTER	HC_Flash			Pauern gen cun					Audio cumo CTDI 4		Audio cumo CTDI 2	Audio Sylic OTALE	Commond 1A		Commond 1D		Command 2A		Command 2B		Commond 3A		Command 3B		Command 10				Command 6A			
ADDR (HEX)	10		ţ	=	ę	2	ç	2	۷c	¥7	0 0	07	20	00	Ĩ	5	53	75	53	ŝ	2	5	22 Z	5	E6	8		10	8	20	03	20

ADDR (HEX)	REGISTER	D7	D6	D5	D4	D3	D2	6	ß	_
	A S Lancard		r[2:0]			g[2:0]		cet	cet[3:2]	查
AC		0	0	0	0	0	0	0	0	询'
0		°	cet[1:0]		b[2:0]			tt[2:0]		'LF
0		0	0	0	0	0	0	0	0	39
, C	Common 7A		r[2:0]			g[2:0]		cet	cet[3:2]	542
າດ		0	0	0	0	0	0	0	0	2TI
	Commond 7D	°	cet[1:0]		b[2:0]			tt[2:0]		"作
ה		0	0	0	0	0	0	0	0	Ϋ
Ľ	Commond 8A		r[2:0]			g[2:0]		cet	cet[3:2]	Z궘
ЦC		0	0	0	0	0	0	0	0	ī
		S	cet[1:0]		b[2:0]			tt[2:0]		
LC		0	0	0	0	0	0	0	0	
60	Reset			Writ	Writing any data to Reset Register resets LP39542	et Register resets LP	39542			

hP39542 Registers

REGISTER BIT EXPLANATIONS

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Register I	Bit Accessibility and Initial Condition	
Key	Bit Accessibility	
rw	Read/write	
r	Read only	
-0,-1	Condition after POR	

RGB CTRL (00H) - RGB LEDS CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
cc_rgb1	cc_rgb2	r1sw	g1sw	b1sw	r2sw	g2sw	b2sw
rw-1	rw-1	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

cc_rgb1	Bit 7	0 - R1, G1 and B1 are constant current sinks, current limited internally 1 - R1, G1 and B1 are switches, limit current with external ballast resistor
cc_rgb2	Bit 6	0 – R2, G2 and B2 are constant current sinks, current limited internally 1 – R2, G2 and B2 are switches, limit current with external ballast resistor
r1sw	Bit 5	0 – R1 disabled 1 – R1 enabled
g1sw	Bit 4	0 – G1 disabled 1 – G1 enabled
b1sw	Bit 3	0 – B1 disabled 1 – B1 enabled
r2sw	Bit 2	0 – R2 disabled 1 – R2 enabled
g2sw	Bit 1	0 – G2 disabled 1 – G2 enabled
b2sw	Bit 0	0 – B2 disabled 1 – B2 enabled

R1/G1/B1 BLINK (01H, 03H, 05H) - BLINKING ON/OFF TIME CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0			
	R1/G1/B1	_ON[3:0]		R1/G1/B1_OFF[3:0]						
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0			

司"LP39542TL"供应商		RGB1 ON	and OFF time
	Γ	Bits	ON/OFF time
		0000	0%
		0001	1%
	Γ	0010	2.5%
	Γ	0011	5%
R1_ON[3:0],		0100	7.5%
R1_OFF[3:0]	Γ	0101	10%
G1_ON[3:0]		0110	15%
G1_OFF[3:0]	Bits 7-4, 3-0	0111	20%
B1_ON[3:0],		1000	30%
B1_OFF[3:0]		1001	40%
		1010	50%
	Γ	1011	60%
	Γ	1100	70%
		1101	80%
	Γ	1110	90%
	Γ	1111	100%

R1/G1/B1 CYCLE(02H, 04H, 06H) - BLINKING CYCLE CONTROL REGISTER

	D7	D6	D5	D4	D3	D2	D1	D0
					R1/G1/ B1_CYCLE_EN		G1/B1_CYCLE[2:0]
Γ	r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0

R1_CYCLE_EN	Bit 3	Blinking enable		
G1_CYCLE_EN		0 = disabled, output s	tate is defined with RG	B registers
B1_CYCLE_EN		1 = enabled, output st	ate is defined with blink	king cycle
R1_CYCLE[2:0]	Bits 2-0		RGB1 cycle time	
G1_CYCLE[2:0]		Bits	Blinking cycle time	Blinking frequency
B1_CYCLE[2:0]		000	0.1s	10 Hz
		001	0.25s	4 Hz
		010	0.5s	2 Hz
		011	1s	1 Hz
		100	2s	0.5 Hz
		101	3s	0.33 Hz
		110	4s	0.25 Hz
		111	5s	0.2 Hz

EXT_PWM_CONTROL (07H) – EXTERNAL PWM CONTROL REGISTER

<u> </u>	ia" D205/17T							
2			D5	D4	D3	D2	D1	D0
	wled1_4_pwm	wled5_6_pwm	r1_pwm	g1_pwm	b1_pwm	r2_pwm	g2_pwm	b2_pwm
	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

wled1_4_pwmBit 70 - WLED1WLED4 PWM control disabled 1 - WLED1WLED4 PWM control enabledwled5_6_pwmBit 60 - WLED5, WLED6 PWM control disabled 1 - WLED5, WLED6 PWM control enabledr1_pwmBit 70 - R1 PWM control disabled 1 - R1 PWM control enabledg1_pwmBit 80 - G1 PWM control disabled 1 - G1 PWM control disabled 1 - G1 PWM control enabledb1_pwmBit 30 - RB PWM control disabled 1 - B1 PWM control disabled 1 - B1 PWM control enabledg2_pwmBit 20 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control enabledb2 pwmBit 00 - B2 PWM control disabled 0 - B2 PWM control disabled			
wled5_6_pwm 1 - WLED1WLED4 PWM control enabled wled5_6_pwm Bit 6 0 - WLED5, WLED6 PWM control disabled r1_pwm Bit 5 0 - R1 PWM control disabled g1_pwm Bit 4 0 - G1 PWM control disabled b1_pwm Bit 3 0 - RB PWM control disabled b1_pwm Bit 3 0 - RB PWM control disabled r2_pwm Bit 2 0 - R2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled g2_pwm 0 - B2 PWM control disabled 0 - G2 PWM control disabled	wled1 4 nwm	Bit 7	0 – WLED1WLED4 PWM control disabled
wieds_6_pwm Bit 6 1 – WLED5, WLED6 PWM control enabled r1_pwm Bit 5 0 – R1 PWM control disabled g1_pwm Bit 4 0 – G1 PWM control disabled b1_pwm Bit 3 0 – R1 PWM control disabled b1_pwm Bit 3 0 – R1 PWM control disabled b1_pwm Bit 3 0 – R8 PWM control disabled r2_pwm Bit 2 0 – R2 PWM control disabled g2_pwm Bit 1 0 – G2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – R2 PWM control disabled 1 – G2 PWM control disabled 1 – G2 PWM control disabled	wicu1_4_pwiii		1 – WLED1WLED4 PWM control enabled
r1_pwm Bit 5 0 - R1 PWM control disabled 1 - R1 PWM control disabled 1 - R1 PWM control enabled g1_pwm Bit 4 0 - G1 PWM control disabled 1 - G1 PWM control enabled b1_pwm Bit 3 0 - RB PWM control disabled 1 - B1 PWM control enabled r2_pwm Bit 2 0 - R2 PWM control disabled 1 - R2 PWM control enabled g2_pwm Bit 1 0 - G2 PWM control disabled 1 - G2 PWM control enabled	wlod5 6 pwm	Bit 6	0 – WLED5, WLED6 PWM control disabled
r1_pwm Bit 5 1 - R1 PWM control enabled g1_pwm Bit 4 0 - G1 PWM control disabled b1_pwm Bit 3 0 - RB PWM control enabled b1_pwm Bit 3 0 - RB PWM control disabled r2_pwm Bit 2 0 - R2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled 0 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - R2 PWM control disabled 0 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled	wied5_0_pwiii	DILO	1 – WLED5, WLED6 PWM control enabled
g1_pwm Bit 4 1 - R1 PWM control enabled g1_pwm Bit 4 0 - G1 PWM control disabled b1_pwm Bit 3 0 - RB PWM control enabled b1_pwm Bit 3 0 - RB PWM control enabled r2_pwm Bit 2 0 - R2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled 1 - R2 PWM control enabled 1 - R2 PWM control enabled 0 - G2 PWM control enabled 0 - G2 PWM control disabled 1 - G2 PWM control enabled 0 - G2 PWM control disabled	r1 pum		0 – R1 PWM control disabled
g1_pwm Bit 4 1 - G1 PWM control enabled b1_pwm Bit 3 0 - RB PWM control disabled r2_pwm Bit 2 0 - R2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control enabled g2_pwm Bit 1 0 - G2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled g3 0 - G2 PWM control disabled g3 0 - G2 PWM control disabled g4 0 - G2 PWM control disabled g4 0 - G2 PWM control disabled g4 0 - G2 PWM control disabled	ri_pwin	ыгэ	1 – R1 PWM control enabled
b1_pwm Bit 3 0 - RB PWM control enabled b1_pwm Bit 3 0 - RB PWM control disabled r2_pwm Bit 2 0 - R2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled	at num		0 – G1 PWM control disabled
b1_pwm Bit 3 1 - B1 PWM control enabled r2_pwm Bit 2 0 - R2 PWM control disabled g2_pwm Bit 1 0 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled	gr_pwin		1 – G1 PWM control enabled
r2_pwm Bit 2 1 - B1 PWM control enabled g2_pwm Bit 1 0 - R2 PWM control disabled 1 - R2 PWM control enabled 0 - G2 PWM control enabled g2_pwm Bit 1 0 - G2 PWM control enabled 1 - G2 PWM control enabled 0 - G2 PWM control disabled 1 - G2 PWM control enabled 0 - G2 PWM control enabled	bi num	Di+ 0	0 – RB PWM control disabled
r2_pwm Bit 2 1 - R2 PWM control enabled g2_pwm Bit 1 0 - G2 PWM control disabled 1 - G2 PWM control enabled 1 - G2 PWM control enabled	nimd_ra	ыгэ	1 – B1 PWM control enabled
g2_pwm Bit 1 1 - R2 PWM control enabled g2_pwm Bit 1 0 - G2 PWM control disabled 1 - G2 PWM control disabled 1 - G2 PWM control disabled		D:4 0	0 – R2 PWM control disabled
g2_pwm Bit 1 1 – G2 PWM control enabled	rz_pwm	BILZ	1 – R2 PWM control enabled
1 – G2 PWM control enabled		D:4 4	0 – G2 PWM control disabled
b2 pum Bit 0 0 - B2 PWM control disabled	g∠_pwm	ысі	1 – G2 PWM control enabled
	h0	D:4 0	0 – B2 PWM control disabled
b2_pwill 1 – B2 PWM control enabled	b2_pwm	віто	1 – B2 PWM control enabled

WLED CONTROL (08H) – WLED CONTROL REGISTER

D7		D6	D5	D4	D3	D2	D1	D0
	:	slope_w5_6	slope_w1_4	en_fade_w5_6	en_fade_w1_4	displ	en_w1_4	en_w5_6
r-0		rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

		r
slope_w5_6	Bit 6	0 – WLED5-6 full range fade execution time 1.3s
slope_w5_0	DILO	1 – WLED5-6 full range fade execution time 0.65s
alama wit 4	Bit 5	0 – WLED1-4 full range fade execution time 1.3s
slope_w1_4	вцэ	1 – WLED1-4 full range fade execution time 0.65s
an fada wE C	Bit 4	0 – disable fade for WLED5-6
en_fade_w5_6		1 – enable fade for WLED5-6
an fada wit 4	Bit 3	0 – disable fade for WLED1-4
en_fade_w1_4		1 – enable fade for WLED1-4
ام ما	Bit 2	0 – WLED1-4 and WLED5-6 are controlled separately
displ		1 – WLED1-4 and WLED5-6 are controlled with WLED1-4 controls
an ud A	Bit 1	0 – WLED1-4 disabled
en_w1_4		1 – WLED1-4 enabled
	D:4 0	0 – WLED5-6 disabled
en_w5_6	Bit 0	1 – WLED5-6 enabled

WLED1-4 (09H) – WLED1WLED4 BRIGHTNESS CONTROL REGISTER							
	3		wled1	_4[7:0]			•
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0							

			Adjustment
		wled1_4[7:0]	Typical driver current (mA)
		0000 0000	0
		0000 0001	0.1
		0000 0010	0.2
wled1_4[7:0]	Bits 7-0	0000 0011	0.3
		0000 0100	0.4
		1111 1101	25.3
		1111 1110	25.4
		1111 1111	25.5

WLED5-6 (0AH) – WLED5, WLED6 BRIGHTNESS CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
			wled5	_6[7:0]			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

			Adjustment
		wled5_6[7:0]	Typical driver current (mA)
	[0000 0000	0
	[0000 0001	0.1
	[0000 0010	0.2
wled5_6[7:0]	Bits 7-0	0000 0011	0.3
	[0000 0100	0.4
	[
	[1111 1101	25.3
	[1111 1110	25.4
	[1111 1111	25.5

ENABLES (0BH) – ENABLES REGISTER

杰	(句" 0205427							
르			D5	D4	D3	D2	D1	D0
	pwm_sync	nstby	en_boost			en_autoload	rgb_s	el[1:0]
	rw-0	rw-0	rw-0	r-0	r-0	rw-1	rw-0	rw-0

	Bit 7	0 – synchronizatio	on to external clock disa	bled					
pwm_sync	DIL /	1 – synchronizatio	 – synchronization to external clock enabled 						
n eth.	Bit 6	0 – LP39542 stan	dby mode						
nstby	BILO	1 – LP39542 activ	re mode						
an haast	Bit 5	0 – boost converte	er disabled						
en_boost	DILD	1 – boost converte	er enabled						
an autoload	Bit 2	0 – internal boost converter loader off							
en_autoload	DIL 2	1 – internal boost converter loader on							
			Color LED con	trol mode selection	_				
		rgb_sel[1:0]	Audio sync	Pattern generator	Blinking sequence				
		00	-	RGB1 & RGB2	-				
rgb_sel[1:0]	Bits 1-0	01	-	RGB2	RGB1				
		10	RGB2	RGB1	-				
		11	RGB1 & RGB2	-	-				

ADC_OUTPUT (0CH) – ADC DATA REGISTER

D7	D6	D5	D4	D3	D2	D1	D0	
			data	[7:0]				
r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0								

data[7:0]	Bits 7-0	Data register ADC (Audio input, light or temperature sensors)

BOOST_OUTPUT (0DH) – BOOST OUTPUT VOLTAGE CONTROL REGISTER 本海川 D20542TL II供应商									
D7 D6 D5 D4 D3 D2 D1 D0									
			Boos	t[7:0]	-				
rw-0 rw-0 rw-1 rw-1 rw-1 rw-1 rw-1 rw-1									

			Adjustment
		Boost[7:0]	Typical boost output (V)
		0000 0000	4.00
		0000 0001	4.25
		0000 0011	4.40
Boost[7:0]	Bits 7-0	0000 0111	4.55
		0000 1111	4.70
		0001 1111	4.85
		0011 1111	5.00 (default)
		0111 1111	5.15
		1111 1111	5.30

BOOST_FRQ (0EH) - BOOST FREQUENCY CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0		
						freq_sel[2:0]			
r-0	r-0 r-0 r-0 r-0					rw-1	rw-1		

		Adj	ustment
		freq_sel[2:0]	Frequency
freq_sel[2:0]	Bits 7-0	1xx	2.00 MHz
		01x	1.67 MHz
		00x	1.00 MHz

HC_FLASH (10H) – HIGH CURRENT FLASH DRIVER CONTROL REGISTER

ς.	<u>ia" D205/17</u> 1							
2			D5	D4	D3	D2	D1	D0
		en_safety	hc_pwm	fi_t[[1:0]	hc[1:0]	en_hcflash
	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

	1	1					
en_safety	Bit 6	0 - flash time	out feature disabled				
on_ouldry	DAU	1 - flash time	out feature enabled				
ho num	Bit 5	0 – ext. PWN	for high current flash driver disabled				
hc_pwm	DIL 3	1 – ext. PWN	I for high current flash driver enabled				
		Fla	sh duration for high current driver				
		fl_t[1:0]	Typical flash duration				
fl +[1.0]	Bits 4-3	00	200 ms				
fl_t[1:0]	DIIS 4-3	01	400 ms				
		10	600 ms				
		11	EN_FLASH pin on duration				
		Currer	Current control for high current flash driver				
		hc[1:0]	current				
	D : 0.4	00	0.25×I _{MAX(FLASH)}				
hc[1:0]	Bits 2-1	01	0.50×I _{MAX(FLASH)}				
		10	0.75×I _{MAX(FLASH)}				
		11	1.00×I _{MAX(FLASH)}				
	D 11 0						
en hcflash	Bit 0	0 – high curre	ent flash driver disabled				

PATTERN_GEN_CTRL (11H) – PATTERN GENERATOR CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
				en_blink	rgb_start	loop	log
r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0

an blink	DHO	0 - blinking sequences start bit disabled
en_blink	Bit 3	1 - blinking sequences start bit enabled
rab start	Bit 2	0 – pattern generator disabled
rgb_start	DIL Z	1 – execution pattern starting from command 1
loon	Bit 1	0 – pattern generator loop disabled (single pattern) 1 – pattern generator loop enabled (execute until stopped)
loop	DILI	1 – pattern generator loop enabled (execute until stopped)
log	Bit 0	0 – color intensity mode 0
log	BILU	1 – color intensity mode 1

D7 ^{III}	LP39542TL"(;	D5	D4	D3	D2	D1	DC	
		ir1[1:0]	ig1	[1:0]	ib1	ib1[1:0]	
r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-	
			Max	imum current f	or R1 driver			
			ir1[2:0]	Maximu	um output currer	nt		
	:	:0] Bits 5-4	00		0.25×I _{MAX} 0.50×I _{MAX} 0.75×I _{MAX}			
	ורונו	ir1[1:0] Bits 5-4	01					
			10					
			11		1.00×I _{MAX}			
			Max	imum current f	or G1 driver			
			ig2[1:0]		um output currer	nt		
	ig1[1	:0] Bits 3-2	00		0.25×I _{MAX}			
	191[1		01		0.50×I _{MAX}			
			10		0.75×I _{MAX}			
			11		1.00×I _{MAX}			
			Мах	imum current f	or B1 driver			
			ib1[1:0]	Maximu	um output currer	nt		
	;6474	:01 Bits 1-0	00		0.25×I _{MAX}			
	ib1[1		01		0.50×I _{MAX}			
			10		0.75×I _{MAX}			
					1 00 1			

11

1.00×I_{MAX}

RGB2_MAX_CURRENT (13H) – RGB2 DRIVER INDIVIDUAL MAXIMUM CURRENT CONTROL REGISTER

Ë	间"LP395421 D7		D5	D4	D3	D2	D1	D0
			ir2[1:0]	ig2[1:0]	ib2[[1:0]
	r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

		Maxim	um current for R2 driver
		ir2[2:0]	Maximum output current
		00	0.25×I _{MAX}
ir2[1:0]	Bits 5-4	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}
		Maxim	um current for G2 driver
		ig2[1:0]	Maximum output current
		00	0.25×I _{MAX}
ig2[1:0]	Bits 3-2	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}
		Maxim	um current for B2 driver
		ib2[1:0]	Maximum output current
		00	0.25×I _{MAX}
ib2[1:0]	Bits 1-0	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}

D7 ^{IPJ}	LP39542TL"(#	D5	D4	D3	D2	D1	D0
	gain_sel[2:0]		sync_mode	en_agc	en_sync	input_	sel[1:0]
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1	rw-1
				Input signa	I gain control		
			gain_sel[2:0)]	gain, dB		
			000		0 (default)		
			001		3		
	gain_sel[2	:01 Bits 7-5	010		6		
	gain_sei[2	.0] Dits 7-5	011		9		
			100		12		
			101		15		
			110		18		
			111		21		
			Input filter mode control				
	sync_mo	de Bit 4		•	litude mode		
					uency mode		
	en_agc	Bit 3		•	ain control disable ain control enable		
					ronization disable		
	en_sync	Bit 2			ronization enabled		
					ut selector		
			input_sel[1:	0]	Input		
	innut colle	Bits 1-0	00	Singl	e ended input sigr	nal (ASE)	
	input_sel[1		01	Tei	mperature measu	rement	
			10	Am	bient light measu	rement	
			11		No input (defau	t)	

AUDIO_SYNC_CTRL2 (2BH) – AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 2

D7	D6	D5	D4	D3	D2	D1	D0
			en_avg	mode_ctrl[1:0]		speed_ctrl[1:0]	
r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0

en_avg	Bit 4	0 – averaging disabled. $f_{sample} = 122$ Hz, data in register changes every 8.2 ms. 1 – averaging enabled. $f_{sample} = 244$ Hz, averaging of 64 samples, data in register changes every 262 ms (3.2Hz).			
mode_ctrl[1:0]	Bits 3-2	Filtering mode control			
		LEDs light response time to audio input			
		speed_ctrl[1:0]	Response		
anal atri[1.0]	Bits 1-0	00	FASTEST (default)		
speed_ctrl[1:0]	DIIS I-U	01	FAST		
		10	MEDIUM		
		11	SLOW		

www.national.com

PATTERN CONTROL REGISTERS 询"LP39542TL"供应商 Command_[1:8]A – Pattern Control Register A D5 D7 D6 D4 D3 D2 D0 D1 r[2:0] g[2:0] cet[3:2] rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0


Command_[1:8]B – Pattern Control Register B								
D7	D6	D5	D4	D3	D2	D1	D0	
cet[1:0]		b[2:0]			tt[2:0]			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	


			Red color intensity		
		r[2:0]	current, %		
r[2:0]			log=0	log=1	
		000	0×I _{MAX}	0×I _{MAX}	
		001	7%×I _{MAX}	1%×I _{MAX}	
	Bits 7-5A	010	14%×I _{MAX}	2%×I _{MAX}	
	7-5A	011	21%×I _{MAX}	4%×I _{MAX}	
		100	32%×I _{MAX}	10%×I _{MAX}	
		101	46%×I _{MAX}	21%×I _{MAX}	
		110	71%×I _{MAX}	46%×I _{MAX}	
		111	100%×I _{MAX}	100%×I _{MAX}	
			Green color intensity		
		g[2:0]	current, %		
g[2:0]			log=0	log=1	
		000	0×I _{MAX}	0×I _{MAX}	
		001	7%×I _{MAX}	1%×I _{MAX}	
	Bits 4-2A	010	14%×I _{MAX}	2%×I _{MAX}	
	4-2A	011	21%×I _{MAX}	4%×I _{MAX}	
		100	32%×I _{MAX}	10%×I _{MAX}	
		101	46%×I _{MAX}	21%×I _{MAX}	
		110	71%×I _{MAX}	46%×I _{MAX}	
		111	100%×I _{MAX}	100%×I _{MAX}	

到"LP39542TI	"供应商	Comma			
		cet[3:0] CET duration, ms			
		0000 197			
		0001 393			
		0010	590		
		0011	786		
		0100	983		
		0101	1180		
cet[3:0]		0110	1376		
661[0.0]	7-6B	0111	1573		
		1000	1769		
		1001	1966		
		1010	2163		
		1011	2359		
		1100	2556		
	Γ	1101	2753		
		1110	2949		
		1111	3146		
			у		
		b[2:0]	curre	nt, %	
			log=0	log=1	
		000	0×I _{MAX}	0×I _{MAX}	
		001	7%×I _{MAX}	1%×I _{MAX}	
b[2:0]	Bits	010	14%×I _{MAX}	2%×I _{MAX}	
	5-3B - - -	011	21%×I _{MAX}	4%×I _{MAX}	
		100	32%×I _{MAX}	10%×I _{MAX}	
		101	46%×I _{MAX}	21%×I _{MAX}	
		110 71%×I _{MAX}		46%×I _{MAX}	
		111	100%×I _{MAX}	100%×I _{MAX}	
		Tra			
	Bits 2-0B	tt[2:0]	Transition time, ms		
		000	0		
		001	55		
tt[2:0]		010	110		
ແ[2.0]		011 221			
		100	442		
		101	885		
		110			
		111	3539		

RESET (60H) - RESET REGISTER

D7	D6	D5	D4	D3	D2	D1	D0		
Writing any data to Reset Register in address 60H can reset LP39542									
w-0	w-0	w-0	w-0	w-0	w-0	w-0	w-0		





查询"LP39542TL"供应商

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959
 National Semiconductor Europe

 Customer Support Center

 Fax: +49 (0) 180-530-85-86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +49 (0) 87 024 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560