

# 256-/1024-Position, DigiPOT+ Potentiometers with Maximum ±1% R-Tolerance Error and 20-TP Memory

AD5291/AD5292

#### **FEATURES**

20 kΩ nominal resistance
Calibrated ±1% nominal resistor tolerance (resistor performance mode)
20-time programmable (20-TP) set-and-forget resistance setting allows multiple time permanent programming Rheostat mode temperature coefficient: 35 ppm/°C
Voltage divider temperature coefficient: 5 ppm/°C
+9 V to +33 V single-supply operation
±9 V to ±16.5 V dual-supply operation

Single-channel, 256-/1024-position resolution

SPI-compatible serial interface
Wiper setting readback
Power-on refreshed from 20-TP memory

#### **APPLICATIONS**

Mechanical potentiometer replacement
Instrumentation: gain and offset adjustment
Programmable voltage-to-current conversion
Programmable filters, delays, and time constants
Programmable power supply
Low resolution DAC replacement
Sensor calibration


#### **GENERAL DESCRIPTION**

The AD5291/AD5292, members of the Analog Devices, Inc., DigiPOT+ family of potentiometers, are single-channel, 256-/1024-position digital potentiometers that combine industry leading variable resistor performance with nonvolatile memory (NVM) in a compact package. These devices are capable of operating across a wide voltage range; supporting both dual supply operation at  $\pm 10.5$  V to  $\pm 16.5$  V and single supply operation at  $\pm 21$  V to  $\pm 33$  V, while ensuring less than 1% end-to-end resistor tolerance (R-tolerance) error and offering 20-time programmable (20-TP) memory.

The guaranteed industry-leading low resistor tolerance error feature simplifies open-loop applications as well as precision calibration and tolerance matching applications.

<sup>1</sup> The terms digital potentiometer and RDAC are used interchangeably.

#### **FUNCTIONAL BLOCK DIAGRAM**



The AD5291/AD5292 device wiper settings are controllable through the SPI digital interface. Unlimited adjustments are allowed before programming the resistance value into the |20-TP memory. The AD5291/AD5292 do not require any external voltage supply to facilitate fuse blow and there are 20 opportunities for permanent programming. During 20-TP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

The AD5291/AD5292 are available in a compact 14-lead TSSOP package. The part is guaranteed to operate over the extended industrial temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.

Rev. 0

df.dzsc.com

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2009 Analog Devices, Inc. All rights reserved.

## **TABLE OF CONTENTS**

Features
Applications
Functional Block Diagram 1
General Description
Revision History
Specifications
Electrical Characteristics—AD5291
Resistor Performance Mode Code Range—AD5291 4
Electrical Characteristics—AD5292
Resistor Performance Mode Code Range—AD52926
Interface Timing Specifications
Timing Diagrams8
Absolute Maximum Ratings
Thermal Resistance9
ESD Caution9
Pin Configuration and Function Descriptions10
Typical Performance Characteristics
Test Circuits
Theory of Operation
Serial Data Interface
Shift Register
RDAC Register

20-TP Memory
Write Protection
Basic Operation
20-TP Readback and Spare Memory Status
Shutdown Mode
Resistor Performance Mode
Reset
Daisy-Chain Operation
RDAC Architecture
Programming the Variable Resistor
Programming the Potentiometer Divider22
EXT_CAP Capacitor
Terminal Voltage Operating Range
Applications Information
High Voltage DAC24
Programmable Voltage Source with Boosted Output 24
High Accuracy DAC24
Variable Gain Instrumentation Amplifier24
Audio Volume Control
Outline Dimensions
Ordering Guide

#### **REVISION HISTORY**

5/09—Revision 0: Initial Version

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS—AD5291**

 $V_{DD} = 21 \text{ V to } 33 \text{ V}, V_{SS} = 0 \text{ V}; V_{DD} = 10.5 \text{ V to } 16.5 \text{ V}, V_{SS} = -10.5 \text{ V to } -16.5 \text{ V}; V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}, V_A = V_{DD}, V_B = V_{SS}, -40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ 

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution	N		8			Bits
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = NC$	-1		+1	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL		-1		+1	LSB
Nominal Resistor Tolerance (R-Perf Mode <sup>3</sup> )	$\Delta R_{AB}/R_{AB}$	See Table 2	-1	0.5	+1	%
Nominal Resistor Tolerance (Normal Mode)	ΔR <sub>AB</sub> /R <sub>AB</sub>			±20		%
Resistance Temperature Coefficient <sup>4</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$			35		ppm/°C
Wiper Resistance	Rw			60	100	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Resolution	N		8			Bits
Differential Nonlinearity <sup>5</sup>	DNL		-1		+1	LSB
Integral Nonlinearity <sup>5</sup>	INL		-0.5		+0.5	LSB
Voltage Divider Temperature Coefficient <sup>4</sup>	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		1.5		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = full scale	-2		0	LSB
Zero-Scale Error	V <sub>wzse</sub>	Code = zero scale	0		2	LSB
RESISTOR TERMINALS						
Terminal Voltage Range <sup>6</sup>	$V_A$ , $V_B$ , $V_W$		Vss		$V_{DD}$	٧
Capacitance A, Capacitance B <sup>4</sup>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = half scale		85		pF
Capacitance W <sup>4</sup>	Cw	f = 1 MHz, measured to GND, code = half scale		65		pF
Common-Mode Leakage Current <sup>4</sup>	I <sub>CM</sub>	$V_A = V_B = V_W$		±1		nA
DIGITAL INPUTS		JEDEC compliant				
Input Logic High⁴	V <sub>IH</sub>	$V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}$	2.0			V
Input Logic Low⁴	V <sub>IL</sub>	$V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}$			0.8	V
Input Current	I <sub>IL</sub>	$V_{IN} = 0 \text{ V or } V_{LOGIC}$			±1	μΑ
Input Capacitance <sup>4</sup>	C <sub>IL</sub>			5		pF
DIGITAL OUTPUTS (SDO and RDY)						
Output High Voltage⁴	V <sub>OH</sub>	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$	$V_{LOGIC} - 0.4$			٧
Output Low Voltage <sup>4</sup>	V <sub>OL</sub>	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$			GND + 0.4 V	٧
Tristate Leakage Current			-1		+1	μΑ
Output Capacitance <sup>4</sup>	CoL			5		pF
POWER SUPPLIES						
Single-Supply Power Range	$V_{DD}$	$V_{SS} = 0 V$	9		33	٧
Dual-Supply Power Range	V <sub>DD</sub> /V <sub>SS</sub>		±9		±16.5	٧
Positive Supply Current	I <sub>DD</sub>	$V_{DD}/V_{SS} = \pm 16.5 \text{ V}$		0.1	2	μΑ
Negative Supply Current	I <sub>SS</sub>	$V_{DD}/V_{SS} = \pm 16.5 \text{ V}$	-2	-0.1		μA
Logic Supply Range	V <sub>LOGIC</sub>		2.7		5.5	V
Logic Supply Current	I <sub>LOGIC</sub>	$V_{LOGIC} = 5 \text{ V}; V_{IH} = 5 \text{ V or } V_{IL} = \text{GND}$		1	10	μΑ
OTP Store Current <sup>4,7</sup>	LOGIC_PROG	$V_{IH} = 5 \text{ V or } V_{IL} = \text{GND}$		25		mA
OTP Read Current <sup>4, 8</sup>	ILOGIC FUSE READ	$V_{IH} = 5 \text{ V or } V_{IL} = \text{GND}$		25		mA
Power Dissipation <sup>9</sup>	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = \text{GND}$		8	110	μW
Power Supply Rejection Ratio <sup>4</sup>	PSSR	$\Delta V_{DD}/\Delta V_{SS} = \pm 15 \text{ V} \pm 10\%$		0.025	0.08	%/%

Parameter	Symbol	Conditions	Min Typ¹ Max	Unit
DYNAMIC CHARACTERISTICS <sup>4, 10</sup>				
Bandwidth	BW	-3 dB	520	kHz
<b>Total Harmonic Distortion</b>	THD <sub>w</sub>	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}$	-93	dB
V <sub>W</sub> Settling Time	ts	$V_A = 30 \text{ V}, V_B = 0 \text{ V}, \pm 0.5 \text{ LSB error}$ band, initial code = zero scale		
		Code = full scale, normal mode	750	ns
		Code = full scale, R-Perf mode	2.5	μs
		Code = half scale, normal mode	2.5	μs
		Code = half scale, R-Perf mode	5	μs
Resistor Noise Density	e <sub>N_WB</sub>	$R_{WB} = 10 \text{ k}\Omega$ , $T_A = 25^{\circ}\text{C}$ , 0 kHz to 200 kHz	0.11	nV/√Hz

#### **RESISTOR PERFORMANCE MODE CODE RANGE—AD5291**

Table 2.

Resistor	V <sub>DD</sub> - V <sub>SS</sub>   =	= 30 V to 33 V	$ V_{DD} - V_{SS}  = 26 \text{ V to } 30 \text{ V}$		$ V_{DD} - V_{SS}  = 22 \text{ V to } 26 \text{ V}$		$ V_{DD} - V_{SS}  = 21 \text{ V to } 22 \text{ V}$	
Tolerance per Code	R <sub>WB</sub>	Rwa	RwB	Rwa	R <sub>WB</sub>	Rwa	RwB	Rwa
1% R-Tolerance	From 0x5A to 0xFF	From 0x00 to 0xA5	From 0x7D to 0xFF	From 0x00 to 0x82	From 0x7D to 0xFF	From 0x00 to 0x82	N/A	N/A
2% R-Tolerance	From 0x23 to 0xFF	From 0x00 to 0xDC	From 0x2D to 0xFF	From 0x00 to 0xD2	From 0x23 to 0xFF	From 0x00 to 0xDC	From 0x23 to 0xFF	From 0x00 to 0xDC
3% R-Tolerance	From 0x1E to 0xFF	From 0x00 to 0xE1	From 0x19 to 0xFF	From 0x00 to 0xE6	From 0x17 to 0xFF	From 0x00 to 0xE8	From 0x17 to 0xFF	From 0x00 to 0xE8

 $<sup>^{1}</sup>$  Typical values represent average readings at 25°C,  $V_{DD} = 15$  V,  $V_{SS} = -15$  V, and  $V_{LOGIC} = 5$  V.  $^{2}$  Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the  $R_{WB}$  at Code 0x02 and the  $R_{WB}$  at Code 0xFF or between  $R_{WA}$  at Code 0xFD and R<sub>WA</sub> at Code 0x00. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode, with a wiper current of 1 mA for  $V_A < 12 \text{ V}$  and 1.2 mA for  $V_A \ge 12 \text{ V}$ .

<sup>&</sup>lt;sup>3</sup> Resistor performance mode (see the Resistor Performance Mode section). The terms resistor performance mode and R-Perf mode are used interchangeably.

<sup>&</sup>lt;sup>4</sup> Guaranteed by design and characterization, not subject to production test.

<sup>&</sup>lt;sup>5</sup> INL and DNL are measured at  $V_{WB}$  with the RDAC configured as a potentiometer divider similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>6</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables groundreferenced bipolar signal adjustment.

 $<sup>^7</sup>$  Different from operating current; supply current for fuse program lasts approximately 550  $\mu s.$   $^8$  Different from operating current; supply current for fuse read lasts approximately 550  $\mu s.$ 

<sup>&</sup>lt;sup>9</sup>  $P_{DISS}$  is calculated from  $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS}) + (I_{LOGIC} \times V_{LOGIC})$ .

<sup>&</sup>lt;sup>10</sup> All dynamic characteristics use  $V_{DD} = +15 \text{ V}$ ,  $V_{SS} = -15 \text{ V}$ , and  $V_{LOGIC} = 5 \text{ V}$ .

## **ELECTRICAL CHARACTERISTICS—AD5292**

 $V_{DD} = 21 \text{ V to } 33 \text{ V}, V_{SS} = 0 \text{ V}; V_{DD} = 10.5 \text{ V to } 16.5 \text{ V}, V_{SS} = -10.5 \text{ V to } -16.5 \text{ V}; V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}, V_A = V_{DD}, V_B = V_{SS}, -40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ 

Table 3.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution	N		10			Bits
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = NC$	-1		+1	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$ V_{DD} - V_{SS}  = 26 \text{ V to } 33 \text{ V}$	-2		+2	LSB
,	R-INL	$ V_{DD} - V_{SS}  = 21 \text{ V to } 26 \text{ V}$	-3		+3	LSB
Nominal Resistor Tolerance (R-Perf Mode <sup>3</sup> )	ΔR <sub>AB</sub> /R <sub>AB</sub>	See Table 4	-1	0.5	+1	%
Nominal Resistor Tolerance (Normal Mode)	ΔR <sub>AB</sub> /R <sub>AB</sub>			±20		%
Resistance Temperature Coefficient <sup>4</sup>	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$			35		ppm/°C
Wiper Resistance	Rw			60	100	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Resolution	N		10			Bits
Differential Nonlinearity <sup>5</sup>	DNL		-1		+1	LSB
Integral Nonlinearity <sup>5</sup>	INL		-1.5		+1.5	LSB
Voltage Divider Temperature  Coefficient <sup>4</sup>	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		5		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = full scale	-8		0	LSB
Zero-Scale Error	Vwzse	Code = zero scale	0		8	LSB
RESISTOR TERMINALS	V WZJL	Code Zero sedie				230
Terminal Voltage Range <sup>6</sup>	V <sub>A</sub> , V <sub>B</sub> , V <sub>W</sub>		Vss		$V_{DD}$	V
Capacitance A, Capacitance B <sup>4</sup>	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND,	V 55	85	<b>V</b> DD	pF
		code = half scale				'
Capacitance W <sup>4</sup>	Cw	f = 1 MHz, measured to GND, code = half scale		65		pF
Common-Mode Leakage Current <sup>4</sup>	I <sub>СМ</sub>	$V_A = V_B = V_W$		±1		nA
DIGITAL INPUTS		JEDEC compliant				
Input Logic High <sup>4</sup>	V <sub>IH</sub>	$V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}$	2.0			V
Input Logic Low <sup>4</sup>	V <sub>IL</sub>	$V_{LOGIC} = 2.7 \text{ V to } 5.5 \text{ V}$			0.8	٧
Input Current	I <sub>IL</sub>	$V_{IN} = 0 \text{ V or } V_{LOGIC}$			±1	μΑ
Input Capacitance <sup>4</sup>	C <sub>IL</sub>			5		pF
DIGITAL OUTPUTS (SDO and RDY)						
Output High Voltage⁴	V <sub>OH</sub>	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$	$V_{LOGIC} - 0.4$			V
Output Low Voltage <sup>4</sup>	VoL	$R_{PULL\_UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$			GND + 0.4	V
Tristate Leakage Current			-1		1	μΑ
Output Capacitance <sup>4</sup>	CoL			5		pF
POWER SUPPLIES						
Single-Supply Power Range	$V_{DD}$	$V_{SS} = 0 \text{ V}$	9		33	V
Dual-Supply Power Range	V <sub>DD</sub> /V <sub>SS</sub>		±9		±16.5	V
Positive Supply Current	I <sub>DD</sub>	$V_{DD}/V_{SS} = \pm 16.5 \text{ V}$		0.1	2	μΑ
Negative Supply Current	I <sub>SS</sub>	$V_{DD}/V_{SS} = \pm 16.5 \text{ V}$	-2	-0.1		μA
Logic Supply Range	V <sub>LOGIC</sub>		2.7		5.5	V
Logic Supply Current	I <sub>LOGIC</sub>	$V_{LOGIC} = 5 \text{ V}; V_{IH} = 5 \text{ V or } V_{IL} = \text{GND}$		1	10	μA
OTP Store Current <sup>4,7</sup>	LOGIC PROG	$V_{IH} = 5 \text{ V or } V_{IL} = \text{GND}$		25	-	mA
OTP Read Current <sup>4, 8</sup>	ILOGIC FUSE READ	$V_{IH} = 5 \text{ V or } V_{II} = \text{GND}$		25		mA
Power Dissipation <sup>9</sup>	P <sub>DISS</sub>	$V_{H} = 5 \text{ V or } V_{H} = \text{GND}$		8	110	μW
Power Supply Rejection Ratio <sup>4</sup>	PSSR	$\Delta V_{DD}/\Delta V_{SS} = \pm 15 \text{ V} \pm 10\%$		0.025	0.08	%/%

Parameter	Symbol	Conditions	Min Typ¹ Max	Unit
DYNAMIC CHARACTERISTICS <sup>4, 10</sup>				
Bandwidth	BW	-3 dB	520	kHz
<b>Total Harmonic Distortion</b>	$THD_W$	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}$	-93	dB
V <sub>W</sub> Settling Time	ts	$V_A = 30 \text{ V}, V_B = 0 \text{ V}, \pm 0.5 \text{ LSB error}$ band, initial code = zero scale		
		Code = full scale, normal mode	750	ns
		Code = full scale, R-Perf mode	2.5	μs
		Code = half scale, normal mode	2.5	μs
		Code = half scale, R-Perf mode	5	μs
Resistor Noise Density	e <sub>N_WB</sub>	$R_{WB}=10~k\Omega$ , $T_A=25$ °C, 0 kHz to 200 kHz	0.11	nV/√Hz

#### **RESISTOR PERFORMANCE MODE CODE RANGE—AD5292**

Table 4.

Resistor	$ V_{DD} - V_{SS}  =$	30 V to 33 V	$ V_{DD} - V_{SS}  = 26 \text{ V to } 30 \text{ V}$		$ V_{DD} - V_{SS}  = 22 \text{ V to } 26 \text{ V}$		$ V_{DD} - V_{SS}  = 21 \text{ V to } 22 \text{ V}$	
Tolerance per Code	R <sub>WB</sub>	Rwa	R <sub>WB</sub>	Rwa	R <sub>WB</sub>	Rwa	RwB	R <sub>WA</sub>
1% R-Tolerance	From 0x15E to 0x3FF	From 0x00 to 0x2A1	From 0x1F4 to 0x3FF	From 0x00 to 0x20B	From 0x1F4 to 0x3FF	From 0x00 to 0x20B	N/A	N/A
2% R-Tolerance	From 0x8C to 0x3FF	From 0x00 to 0x373	From 0xB4 to 0x3FF	From 0x00 to 0x34B	From 0xFA to 0x3FF	From 0x00 to 0x305	From 0xFA to 0x3FF	From 0x00 to 0x305
3% R-Tolerance	From 0x5A to 0x3FF	From 0x00 to 0x3A5	From 0x64 to 0x3FF	From 0x00 to 0x39B	From 0x78 to 0x3FF	From 0x00 to 0x387	From 0x78 to 0x3FF	From 0x00 to 0x387

 $<sup>^{1}</sup>$  Typical values represent average readings at 25°C,  $V_{DD} = 15$  V,  $V_{SS} = -15$  V, and  $V_{LOGIC} = 5$  V.  $^{2}$  Resistor position nonlinearity error. R-INL is the deviation from an ideal value measured between the  $R_{WB}$  at Code 0x02 and the  $R_{WB}$  at Code 0xFF or between  $R_{WA}$  at Code 0xFD and R<sub>WA</sub> at Code 0x00. R-DNL measures the relative step change from ideal between successive tap positions. The specification is guaranteed in resistor performance mode, with a wiper current of 1 mA for  $V_A < 12 \text{ V}$  and 1.2 mA for  $V_A \ge 12 \text{ V}$ .

<sup>&</sup>lt;sup>3</sup> Resistor performance mode (see the Resistor Performance Mode section). The terms resistor performance mode and R-Perf mode are used interchangeably.

<sup>&</sup>lt;sup>4</sup> Guaranteed by design and characterization, not subject to production test.

<sup>5</sup> INL and DNL are measured at Vw with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>6</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables groundreferenced bipolar signal adjustment.

 $<sup>^{7}</sup>$  Different from operating current; supply current for fuse program lasts approximately 550  $\mu$ s.

 $<sup>^{8}</sup>$  Different from operating current; supply current for fuse read lasts approximately 550  $\mu s.$ 

<sup>&</sup>lt;sup>9</sup>  $P_{DISS}$  is calculated from  $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS}) + (I_{LOGIC} \times V_{LOGIC})$ .

<sup>&</sup>lt;sup>10</sup> All dynamic characteristics use  $V_{DD} = +15 \text{ V}$ ,  $V_{SS} = -15 \text{ V}$ , and  $V_{LOGIC} = 5 \text{ V}$ .

### INTERFACE TIMING SPECIFICATIONS

 $V_{DD}/V_{SS} = \pm 15 \text{ V}, V_{LOGIC} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}, -40 ^{\circ}\text{C} < T_A < + 105 ^{\circ}\text{C}.$  All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 5.

Parameter	Limit <sup>1</sup>	Unit	Description
t <sub>1</sub> <sup>2</sup>	20	ns min	SCLK cycle time
$t_2$	10	ns min	SCLK high time
t <sub>3</sub>	10	ns min	SCLK low time
t <sub>4</sub>	10	ns min	SYNC to SCLK falling edge setup time
$t_5$	5	ns min	Data setup time
t <sub>6</sub>	5	ns min	Data hold time
$t_7$	1	ns min	SCLK falling edge to SYNC rising edge
t <sub>8</sub>	400³	ns min	Minimum SYNC high time
<b>t</b> 9	14	ns min	SYNC rising edge to next SCLK fall ignore
$t_{10}{}^4$	1	ns min	RDY rising edge to SYNC falling edge
$t_{11}^4$	40	ns max	SYNC rising edge to RDY fall time
$t_{12}^4$	2.4	μs max	RDY low time, RDAC register write command execute time (R-Perf mode)
$t_{12}^4$	410	ns max	RDY low time, RDAC register write command execute time (normal mode)
$t_{12}^4$	8	ms max	RDY low time, memory program execute time
$t_{12}^4$	1.5	ms min	Software\hardware reset
t <sub>13</sub> 4	450	ns max	RDY low time, RDAC register readback execute time
t <sub>13</sub> 4	1.3	ms max	RDY low time, memory readback execute time
t <sub>14</sub> <sup>4</sup>	450	ns max	SCLK rising edge to SDO valid
treset	20	ns min	Minimum RESET pulse width (asynchronous)
t <sub>POWER-UP</sub> 5	2	ms max	Power-on OTP restore time

 $<sup>^1</sup>$  All input signals are specified with  $t_R=t_F=1$  ns/V (10% to 90% of  $V_{DD})$  and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.  $^2$  Maximum SCLK frequency is 50 MHz.




Figure 2. AD5291/AD5292 Shift Register Content

 $<sup>^3</sup>$  Refer to  $t_{12}$  and  $t_{13}$  for RDAC register and memory commands operations.

 $<sup>^4</sup>$  R<sub>PULL\_UP</sub> = 2.2 k $\Omega$  to V<sub>LOGIC</sub>, with a capacitance load of 168 pF.  $^5$  Typical power supply voltage slew rate of 2 ms/V.

## **TIMING DIAGRAMS**





Figure 3. Write Timing Diagram



Rev. 0 | Page 8 of 28

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

1 4010 00	
Parameter	Rating
V <sub>DD</sub> to GND	−0.3 V to +35 V
V <sub>SS</sub> to GND	+0.3 V to - 16.5 V
V <sub>LOGIC</sub> to GND	-0.3 V to + 7 V
$V_{DD}$ to $V_{SS}$	35 V
$V_A$ , $V_B$ , $V_W$ to GND	$V_{SS} - 0.3 \text{ V}, V_{DD} + 0.3 \text{ V}$
I <sub>A</sub> , I <sub>B</sub> , I <sub>W</sub>	
Pulsed <sup>1</sup>	
Frequency > 10 kHz	$\pm 3 \text{ mA/d}^2$
Frequency ≤ 10 kHz	±3 mA/√d²
Continuous	±3 mA
Digital Input and Output Voltage to GND	$-0.3 \text{ V to V}_{LOGIC} + 0.3 \text{ V}$
EXT_CAP Voltage to GND	−0.3 V to +7 V
Operating Temperature Range <sup>3</sup>	−40°C to +105°C
Maximum Junction Temperature (T <sub>J</sub> max)	150°C
Storage Temperature Range	−65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$

<sup>&</sup>lt;sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is defined by JEDEC specification JESD-51 and the value is dependent on the test board and test environment.

**Table 7. Thermal Resistance** 

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>	Unit
14-Lead TSSOP	93 <sup>1</sup>	20	°C/W

<sup>&</sup>lt;sup>1</sup> JEDEC 2S2P test board, still air (0 m/sec to 1 m/sec air flow).

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Pulse duty factor.

<sup>&</sup>lt;sup>3</sup> Includes programming of OTP memory.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

#### **Table 8. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	RESET	Hardware Reset Pin. Refreshes the RDAC register with the contents of the 20-TP memory register. Factory default loads midscale until the first 20-TP wiper memory location is programmed. RESET is activated at the logic high transition. Tie RESET to VLOGIC if not used.
2	V <sub>SS</sub>	Negative Supply. Connect to 0 V for single-supply applications. This pin should be decoupled with 0.1 $\mu$ F ceramic capacitors and 10 $\mu$ F capacitors.
3	Α	Terminal A of RDAC. $V_{SS} \le V_A \le V_{DD}$ .
4	W	Wiper Terminal of RDAC. $V_{SS} \le V_W \le V_{DD}$ .
5	В	Terminal B of RDAC. $V_{SS} \le V_B \le V_{DD}$ .
6	$V_{DD}$	Positive Power Supply. This pin should be decoupled with 0.1 µF ceramic capacitors and 10 µF capacitors.
7	EXT_CAP	External Capacitor. Connect a 1 $\mu$ F capacitor to EXT_CAP. This capacitor must have a voltage rating of $\geq$ 7 V.
8	V <sub>LOGIC</sub>	Logic Power Supply; 2.7 V to 5.5 V. This pin should be decoupled with 0.1 $\mu$ F ceramic capacitors and 10 $\mu$ F capacitors.
9	GND	Ground Pin, Logic Ground Reference.
10	DIN	Serial Data Input. The AD5291/AD5292 have a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
11	SCLK	Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 50 MHz.
12	SYNC	Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC goes low, it enables the shift register and data is transferred in on the falling edges of the following clocks. The selected register is updated on the rising edge of SYNC following the 16th clock cycle. If SYNC is taken high before the 16th clock cycle, the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC.
13	SDO	Serial Data Output. This open-drain output requires an external pull-up resistor. SDO can be used to clock data from the shift register in daisy-chain mode or in readback mode.
14	RDY	Ready Pin. This active-high open-drain output identifies the completion of a write or read operation to or from the RDAC register or memory.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5292)




Figure 7. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5292)




Figure 8. R-INL in R-Perf Mode vs. Code vs. Temperature (AD5291)




Figure 9. R-DNL in R-Perf Mode vs. Code vs. Temperature (AD5291)




Figure 10. R-INL in Normal Mode vs. Code vs. Temperature (AD5292)




Figure 11. R-DNL in Normal Mode vs. Code vs. Temperature (AD5292)




Figure 12. R-INL in Normal Mode vs. Code vs. Temperature (AD5291)




Figure 13. R-DNL in Normal Mode vs. Code vs. Temperature (AD5291)




Figure 14. INL in R-Perf Mode vs. Code vs. Temperature (AD5292)




Figure 15. DNL in R-Perf Mode vs. Code vs. Temperature (AD5292)




Figure 16. INL in R-Perf Mode vs. Code vs. Temperature (AD5291)




Figure 17. DNL in R-Perf Mode vs. Code vs. Temperature (AD5291)




Figure 18. INL in Normal Mode vs. Code vs. Temperature (AD5292)




Figure 19. DNL in Normal Mode vs. Code vs. Temperature (AD5292)




Figure 20. INL in Normal Mode vs. Code vs. Temperature (AD5291)




Figure 21. DNL in Normal Mode vs. Code vs. Temperature (AD5291)




Figure 22. Supply Current (IDD, ISS, ILOGIC) vs. Temperature




Figure 23. Rheostat Mode Tempco  $\Delta R_{WB}/\Delta T$  vs. Code (AD5292)




Figure 24. Potentiometer Mode Tempco ΔR<sub>WB</sub>/ΔT vs. Code




Figure 25. 20 k $\Omega$  Gain vs. Frequency vs. Code (AD5292)




Figure 26. Power Supply Rejection Ratio vs. Frequency




Figure 27. THD + Noise vs. Frequency




Figure 28. THD + Noise vs. Amplitude




Figure 29. Theoretical Maximum Current vs. Code




Figure 30. Supply Current ILOGIC vs. Digital Input Voltage




Figure 31. Large-Signal Settling Time, Code from Zero Scale to Full Scale




Figure 32. IDD Waveform While Blowing/Reading Fuse




Figure 33. Maximum Transition Glitch




Figure 34. VEXT\_CAP Waveform While Reading Fuse or Calibration




Figure 35.  $V_{EXT\_CAP}$  Waveform While Writing Fuse




Figure 36. Code Range > 1% R-Tolerance Error vs. Temperature

## **TEST CIRCUITS**

Figure 37 to Figure 42 define the test conditions used in the Specifications section.




Figure 37. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 38. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 39. Wiper Resistance




Figure 40. Power Supply Sensitivity (PSS, PSRR)




Figure 41. Gain vs. Frequency




Figure 42. Common-Mode Leakage Current

### THEORY OF OPERATION

The AD5291/AD5292, members of the Analog Devices, Inc., DigiPOT+ family of potentiometers are designed to operate as true variable resistors for analog signals that remain within the terminal voltage range of  $V_{SS} < V_{TERM} < V_{DD}$ . The patented  $\pm 1\%$ resistor tolerance feature helps to minimize the total RDAC resistance error, which reduces the overall system error by offering better absolute matching and improved open-loop performance. The digital potentiometer wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register, allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The RDAC register can be programmed with any position setting using the standard SPI interface by loading the 16-bit data-word. Once a desirable position is found, this value can be stored in a 20-TP memory register. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of 20-TP data takes approximately 6 ms; during this time, the shift register is locked, preventing any changes from taking place. The RDY pin identifies the completion of this 20-TP storage.

#### **SERIAL DATA INTERFACE**

The AD5291/AD5292 contain a serial interface (SYNC, SCLK, DIN and SDO) that is compatible with SPI interface standards, as well as most DSPs. The parts allow writing of data via the serial interface to every register.

#### **SHIFT REGISTER**

The AD5291/AD5292 shift register is 16 bits wide (see Figure 2). The 16-bit input word consists of two unused bits (set to 0), followed by four control bits, and 10 RDAC data bits. For the

AD5291, the lower two RDAC data bits are don't cares if the RDAC register is read from or written to. Data is loaded MSB first (Bit DB15). The four control bits determine the function of the software command (see Table 9). Figure 3 shows a timing diagram of a typical AD5291/AD5292 write sequence.

The write sequence begins by bringing the \$\overline{SYNC}\$ line low. The \$\overline{SYNC}\$ pin must be held low until the complete data-word is loaded from the DIN pin. When \$\overline{SYNC}\$ returns high, the serial data-word is decoded according to the commands in Table 9. The command bits (Cx) control the operation of the digital potentiometer. The data bits (Dx) are the values that are loaded into the decoded register. The AD5291/AD5292 have an internal counter that counts a multiple of 16 bits (a frame) for proper operation. For example, the AD5291/AD5292 work with a 32-bit word, but do not work properly with a 31-bit or 33-bit word. The AD5291/AD5292 do not require a continuous SCLK, when \$\overline{SYNC}\$ is high, and all serial interface pins should be operated at close to the \$V\_{LOGIC}\$ supply rails to minimize power consumption in the digital input buffers.

#### **RDAC REGISTER**

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with all 0s, the wiper is connected to Terminal B of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

**Table 9. Command Operation Truth Table** 

	Command Bits [DB13:DB10]					Data Bits [DB9:DB0] <sup>1</sup>										
Command	С3	C2	C1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Operation	
0	0	0	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	NOP command: do nothing.	
1	0	0	0	1	D9	D8	D7	D6	D5	D4	D3	D2	D1 <sup>2</sup>	D0 <sup>2</sup>	Write contents of serial data to RDAC.	
2	0	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read RDAC wiper setting from the SDO output in the next frame.	
3	0	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Store wiper setting: store RDAC setting to 20-TP memory.	
4	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Reset: refresh RDAC with 20-TP stored value.	
5	0	1	0	1	Х	Х	Х	Х	Х	D4	D3	D2	D1	D0	Read contents of 20-TP memory, or status of 20-TP memory, from the SDO output in the next frame.	
6	0	1	1	0	Х	Х	Х	Х	Х	Х	D3	D2	D1	D0	Write contents of serial data to control register.	
7	0	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read control register from the SDO output in the next frame.	
8	1	0	0	0	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	D0	Software shutdown.	
															D0 = 0 (normal mode).	
															D0 = 1 (device placed in shutdown mode).	

<sup>1</sup> X = don't care.

 $<sup>^{2}</sup>$  In the AD5291, this bit is a don't care.

#### **20-TP MEMORY**

Once a desirable wiper position is found, the contents of the RDAC register can be saved into a 20-TP memory register (see Table 10). Thereafter, the wiper position is always set at that position for any future on-off-on power supply sequence. The AD5291/AD5292 have an array of 20 one-time programmable (OTP) memory registers. When the desired word is programmed to 20-TP memory, the device automatically verifies that the program command was successful. The verification process includes margin testing. Bit C3 of the control register can be polled to verify that the fuse program command was successful. Programming data to 20-TP memory consumes approximately 25 mA for 550 μs, and takes approximately 8 ms to complete. During this time, the shift register is locked, preventing any changes from taking place. The RDY pin can be used to monitor the completion of the 20-TP memory program and for verification. No change in supply voltage is required to program the 20-TP memory. However, a 1 μF capacitor on the EXT\_CAP pin is required (see Figure 47). Prior to 20-TP activation, the AD5291/ AD5292 preset to midscale on power-up.

#### WRITE PROTECTION

On power-up, the shift register write commands for both the RDAC register and the 20-TP memory register are disabled. The RDAC write protect bit, C1 of the control register (see Table 11 and Table 12), is set to 0 by default. This disables any change of the RDAC register content regardless of the software commands, except that the RDAC register can be refreshed from the 20-TP memory using the software reset command (Command 4) or through hardware by the RESET pin. To enable programming of the variable resistor wiper position (programming the RDAC register), the write protect bit, C1 of the control register, must first be programmed. This is accomplished by loading the shift register with Command 6 (see Table 9). To enable programming of the 20-TP memory block bit, C0 of the control register (set to 0 by default) must first be set to 1.

Table 10. Write and Read to RDAC and 20-TP Memory

DIN	SDO	Action
0x1803	0xXXXX	Enable update of wiper position and 20-TP memory contents through digital interface.
0x0500	0x1803	Write 0x100 to the RDAC register; wiper moves to ¼ full-scale position.
0x0800	0x0500	Prepare data read from the RDAC register.
0x0C00	0x0100	Stores RDAC register content into 20-TP memory. The 16-bit word appears out of SDO, where the last 10 bits contain the contents of the RDAC register (0x100).
0x1C00	0x0C00	Prepare data read from the control register.
0x0000	0x000X	NOP Instruction 0 sends 16-bit word out of SDO, where the last four bits contain the contents of the control register. If Bit C3 = 1, the fuse program command is successful.

Table 11. Control Register Bit Map<sup>1</sup>

DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Χ	Χ	Χ	Χ	Χ	Χ	C3	C2	C1	C0

 $<sup>^{1}</sup>$  X = don't care.

**Table 12. Control Register Description** 

Bit Name	Description
C0	20-TP program enable
	0 = 20-TP program disabled (default)
	1 = enable device for 20-TP program
C1	RDAC register write protect
	0 = wiper position frozen to value in memory (default) <sup>1</sup>
	1 = allow update of wiper position through digital Interface
C2	Calibration enable
	0 = resistor performance mode enabled (default)
	1 = normal mode enabled
C3	20-TP memory program success
	0 = fuse program command unsuccessful (default)
	1 = fuse program command successful

<sup>&</sup>lt;sup>1</sup> Wiper position frozen to value last programmed in 20-TP memory. Wiper is frozen to midscale if 20-TP memory has not been previously programmed.

#### **BASIC OPERATION**

The basic mode of setting the variable resistor wiper position (programming the RDAC register) is accomplished by loading the shift register with Command 1 (see Table 9) and the desired wiper position data. When the desired wiper position is determined, the user can load the shift register with Command 3 (see Table 9), which stores the wiper position data in the 20-TP memory register. After 6 ms, the wiper position is permanently stored in the 20-TP memory. The RDY pin can be used to monitor the completion of this 20-TP program. Table 10 provides a programming example, listing the sequence of serial data input (DIN) words with the serial data output appearing at the SDO pin in hexadecimal format.

#### 20-TP READBACK AND SPARE MEMORY STATUS

It is possible to read back the contents of any of the 20-TP memory registers through SDO by using Command 5 (see Table 9). The lower five LSB bits (D0 to D4) of the data byte select which memory location is to be read back (see Table 14).

Data from the selected memory location are clocked out of the SDO pin during the next SPI operation, where the last 10 bits contain the contents of the specified memory location.

It is also possible to calculate the address of the most recently programmed memory location by reading back the contents of read-only Memory Address 0x14 and Memory Address 0x15 using Command 5. The data bytes read back from Memory Address 0x014 and Memory Address 0x015 are thermometer encoded versions of the address of the last programmed memory location.

For the example outlined in Table 13, the address of the last programmed location is calculated as

(Number of Bits = 1 in Memory Address 0x14) + (Number of Bits = 1 in Memory Address 0x15) - 1 = 10 + 8 - 1 = 17 (0x10)

If no memory location has been programmed, then the address generated is -1.

Table 13. Example 20-TP Memory Readback

DIN	SDO	Action
0x1414	0xXXXX	Prepares data read from Memory Address 0x14.
0x1415	0x03FF	Prepares data read from Memory Address 0x15. Sends 16-bit word out of SDO, where the last 10 bits contain the contents of Memory Address 0x14.
0x0000	0x00FF	NOP Command 0 sends 16-bit word out of SDO, where last 10-bits contain the contents of Memory Address 0x15.
0x1410	0x0000	Prepares data read from memory location 0x10.
0x0000	0xXXXX	NOP Instruction 0 sends 16-bit word out of SDO, where the last 10 bits contain the contents of Memory Address 0x10 (17).

Table 14. Memory Map of Command 5

Data Bits [DB9:DB0] <sup>1</sup>											
D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register Contents	
Χ	Χ	Χ	Χ	Χ	0	0	0	0	0	1st programmed wiper location (0x00)	
Χ	Χ	Χ	Χ	Χ	0	0	0	0	1	2 <sup>nd</sup> programmed wiper location (0x01)	
Χ	Χ	Х	Χ	Х	0	0	0	1	0	3 <sup>rd</sup> programmed wiper location (0x02)	
Χ	Χ	Х	Χ	Х	0	0	0	1	1	4 <sup>th</sup> programmed wiper location (0x03)	
Χ	Χ	Х	Χ	Х	0	0	1	0	0	5 <sup>th</sup> programmed wiper location (0x04)	
Χ	Χ	Χ	Χ	Χ	0	1	0	0	1	10 <sup>th</sup> programmed wiper location (0x09)	
Χ	Χ	Х	Χ	Х	0	1	1	1	0	15 <sup>th</sup> programmed wiper location (0x0E)	
Χ	Χ	Х	Χ	Х	1	0	0	1	1	20 <sup>th</sup> programmed wiper location (0x13)	
Χ	Χ	Χ	Χ	Х	1	0	1	0	0	Programmed memory status (thermometer encoded) <sup>2</sup> (0x14)	
Χ	Χ	Χ	Χ	Χ	1	0	1	0	1	Programmed memory status (thermometer encoded) <sup>2</sup> (0x15)	

 $<sup>^{1}</sup>$  X = don't care.

 $<sup>^{\</sup>rm 2}$  Allows the user to calculate the remaining spare memory locations.

#### **SHUTDOWN MODE**

The AD5291/AD5292 can be placed in shutdown mode by executing the software shutdown command, Command 8 (see Table 9), and setting the LSB, D0, to 1. This feature places the RDAC in a special state in which Terminal A is open-circuited and Wiper W is connected to Terminal B. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 9 are supported while in shutdown mode. Execute Command 8 (see Table 9) and set the LSB, D0, to 0 to exit shutdown mode.

#### **RESISTOR PERFORMANCE MODE**

This mode activates a new, patented 1% end-to-end resistor tolerance that ensures a  $\pm 1\%$  resistor tolerance on each code, that is, code = half scale,  $R_{WB}$  = 10 k $\Omega$   $\pm$  100  $\Omega$ . See Table 2 (AD5291) or Table 4 (AD5292) to check which codes achieve  $\pm 1\%$  resistor tolerance. The resistor performance mode is activated by programming Bit C2 of the control register (see Table 11 and Table 12). The typical settling time is shown in Figure 31.

#### **RESET**

A low-to-high transition of the hardware  $\overline{RESET}$  pin loads the RDAC register with the contents of the most recently programmed 20-TP memory location. The AD5291/AD5292 can also be reset through software by executing Command 4 (see Table 9). If no 20-TP memory location is programmed, then the RDAC register loads with midscale upon reset. The control register is restored with default bit settings; see Table 12.

#### **DAISY-CHAIN OPERATION**

The shift register serial data output pin (SDO) serves two purposes. It can be used to read the contents of the wiper setting or the internal memory values using Command 2 and Command 5, respectively (see Table 9) or it can be used to daisy-chain multiple devices. The remaining instructions are valid for daisy-chaining multiple devices in simultaneous operations. Daisy-chaining minimizes the number of port pins required from the controlling IC (see Figure 43). The SDO pin contains an open-drain N-Channel FET that requires a pull-up resistor, if this function is used. As shown in Figure 43, users must tie the SDO pin of one package to the DIN pin of the next package. Users may need to increase the clock period, because the pull-up resistor and the capacitive loading at the SDO/DIN interface may require additional time delay between subsequent devices.

When two AD5291/AD5292 devices are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits go to U1. Hold the  $\overline{\text{SYNC}}$  pin low until all 32 bits are clocked into their respective shift registers. The  $\overline{\text{SYNC}}$  pin is then pulled high to complete the operation.




Figure 43. Daisy-Chain Configuration Using SDO

#### RDAC ARCHITECTURE

To achieve optimum cost performance, Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5291/AD5292 employ a three-stage segmentation approach, as shown in Figure 44. The AD5291/AD5292 wiper switch is designed with the transmission gate CMOS topology and with the gate voltages derived from  $V_{\rm DD}$  and  $V_{\rm SS}$ .




Figure 44. AD5291/AD5292 Simplified RDAC Circuit

## PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation—1% Resistor Tolerance

The AD5291/AD5292 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be left floating or tied to the W terminal, as shown in Figure 45.




Figure 45. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B,  $R_{AB}$ , is available in 20 k $\Omega$  and has 256 or 1024 tap points accessed by the wiper terminal. The 8-/10-bit data in the RDAC latch is decoded to select one of the 256/1024 possible wiper

settings. The AD5291/AD5292 contain an internal ±1% resistor performance mode that can be disabled or enabled (this is enabled by default), by programming Bit C2 of the control register (see Table 11 and Table 12). The digitally programmed output resistance between the W terminal and the A terminal, R<sub>WA</sub>, and between the W terminal and B terminal, R<sub>WB</sub>, is internally calibrated to give a maximum of ±1% absolute resistance error across a wide code range. As a result, the general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

AD5291:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} \tag{1}$$

$$R_{WB}(D) = \frac{D}{1024} \times R_{AB} \tag{2}$$

*D* is the decimal equivalent of the binary code loaded in the 8-/10-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, RwA. RwA is also calibrated to give a maximum of 1% absolute resistance error. RwA starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5291:

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} \tag{3}$$

$$R_{WA}(D) = \frac{1024 - D}{1024} \times R_{AB} \tag{4}$$

*D* is the decimal equivalent of the binary code loaded in the 8-/10-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

In the zero-scale condition, a finite total wiper resistance of 120  $\Omega$ is present. Regardless of which setting the part is operating in, take care to limit the current between Terminal A and Terminal B, between Terminal W and Terminal A, and between Terminal W and Terminal B, to the maximum continuous current of ±3 mA or to the pulse current specified in Table 6. Otherwise, degradation or possible destruction of the internal resistors may occur.

### PROGRAMMING THE POTENTIOMETER DIVIDER **Voltage Output Operation**

The digital potentiometer easily generates a voltage divider at the wiper to B and at the wiper to A that is proportional to the input voltage at A to B, as shown in Figure 46. Unlike the polarity of V<sub>DD</sub> to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.




Figure 46. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for simplicity, connecting the A terminal to 30 V and the B terminal to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 1 LSB less than 30 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B, divided by the 256/1024 positions of the potentiometer divider. The general equations defining the output voltage at Vw with respect to ground for any valid input voltage applied to Terminal A and Terminal B are

AD5291:

$$V_W(D) = \frac{D}{256} \times V_A + \frac{256 - D}{256} \times V_B \tag{5}$$

AD5292:

$$V_W(D) = \frac{D}{1024} \times V_A + \frac{1024 - D}{1024} \times V_B \tag{6}$$

If using the AD5291/AD5292 in voltage divider mode as in Figure 46, then the  $\pm 1\%$  resistor tolerance calibration feature reduces the error when matching with discrete resistors. However, it is recommended to disable the internal ±1% resistor tolerance calibration feature by programming Bit C2 of the control register (see Table 11 and Table 12) to optimize wiper position update rate. In this configuration, the RDAC is ratiometric and resistor tolerance error does not affect performance.

Operation of the digital potentiometer in the voltage divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, RwA and RwB, and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

#### **EXT\_CAP CAPACITOR**

A 1 μF capacitor to GND must be connected to the EXT\_CAP pin (see Figure 47) on power-up and throughout the operation of the AD5291/AD5292.




Figure 47. Hardware Setup for EXT\_CAP Pin

#### **TERMINAL VOLTAGE OPERATING RANGE**

The positive  $V_{DD}$  and negative  $V_{SS}$  power supplies of the AD5291/AD5292 define the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed  $V_{DD}$  or  $V_{SS}$  are clamped by the internal forward-biased diodes (see Figure 48).




Figure 48. Maximum Terminal Voltages Set by V<sub>DD</sub> and V<sub>SS</sub>

The ground pin of the AD5291/AD5292 device is primarily used as a digital ground reference. To minimize the digital ground bounce, the AD5291/AD5292 ground terminal should be joined remotely to the common ground. The digital input

control signals to the AD5291/AD5292 must be referenced to the device ground pin (GND), and satisfy the logic level defined in the Specifications section.

#### **Power-Up Sequence**

To ensure that the AD5291/AD5292 power up correctly, a 1  $\mu$ F capacitor must be connected to the EXT\_CAP pin. Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 48), it is important to power  $V_{\rm DD}$  and  $V_{\rm SS}$  first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that  $V_{\rm DD}$  and  $V_{\rm SS}$  are powered up unintentionally. The ideal power-up sequence is GND,  $V_{\rm SS}$ ,  $V_{\rm LOGIC}$  and  $V_{\rm DD}$ , the digital inputs, and then  $V_{\rm A}$ ,  $V_{\rm B}$ , and  $V_{\rm W}$ . The order of powering up  $V_{\rm A}$ ,  $V_{\rm B}$ ,  $V_{\rm W}$ , and the digital inputs is not important as long as they are powered after  $V_{\rm DD}$ ,  $V_{\rm SS}$ , and  $V_{\rm LOGIC}$ .

Regardless of the power-up sequence and the ramp rates of the power supplies, after  $V_{\text{LOGIC}}$  is powered, the power-on preset activates, restoring the 20-TP memory value to the RDAC register.

## APPLICATIONS INFORMATION **HIGH VOLTAGE DAC**

The AD5292 can be configured as a high voltage DAC, with output voltage as high as 33 V. The circuit is shown in Figure 49. The output is

$$V_{OUT}(D) = \frac{D}{1024} \times \left[ 1.2 \text{ V} \times \left( 1 + \frac{R_2}{R_1} \right) \right]$$
 (7)

where D is the decimal code from 0 to 1023.




Figure 49. High Voltage DAC

#### PROGRAMMABLE VOLTAGE SOURCE WITH **BOOSTED OUTPUT**

For applications that require high current adjustments such as a laser diode or a tunable laser, a boosted voltage source can be considered (see Figure 50).




Figure 50. Programmable Boosted Voltage Source

In this circuit, the inverting input of the op amp forces V<sub>OUT</sub> to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the N-channel FET (U3). The N-Channel FET power handling must be adequate to dissipate  $(V_{IN} - V_{OUT}) \times I_L$  power. This circuit can source a maximum of 100 mA with a 33 V supply.

#### **HIGH ACCURACY DAC**

It is possible to configure the AD5292 as a high accuracy DAC by optimizing the resolution of the device over a specific reduced voltage range. This is achieved by placing external resistors on either side of the RDAC, as shown in Figure 51. The improved  $\pm 1\%$  resistor tolerance specification greatly reduces error associated with matching to discrete resistors.

$$V_{OUT}(D) = \frac{R_3 + (\frac{D}{1024} \times R_{AB}) \times V_{DD}}{R_1 + (\frac{(1024 - D)}{1024}) \times R_{AB} + R_3}$$
(8)




Figure 51. Optimizing Resolution

#### VARIABLE GAIN INSTRUMENTATION AMPLIFIER

The AD8221 in conjunction with the AD5292 and the ADG1207, as shown in Figure 52, make an excellent instrumentation amplifier for use in data acquisition systems. The data acquisition system's low distortion and low noise enable it to condition signals in front of a variety of ADCs.




Figure 52. Data Acquisition System

The gain can be calculated by using Equation 9.

$$G(D) = 1 + \frac{49.4 \text{ k}\Omega}{\left(D/1024\right) \times R_{AB}} \tag{9}$$

#### **AUDIO VOLUME CONTROL**

The excellent THD performance and high voltage capability make the AD5291/AD5292 ideal for a digital volume control as an audio attenuator or gain amplifier. A typical problem in these systems is that a large step change in the volume level at any arbitrary time can lead to an abrupt discontinuity of the audio signal causing an audible zipper noise. To prevent this, a zero-crossing window detector can be inserted to the \$\overline{SYNC}\$ line to delay the device update until the audio signal crosses the window. Because the input signal can operate on top of any dc level rather than absolute 0 V level, zero-crossing in this case means the signal is ac-coupled, and the dc offset level is the signal zero reference point.

The configuration to reduce zipper noise is shown in Figure 53, and the results of using this configuration are shown in Figure 54. The input is ac-coupled by C1 and attenuated down before feeding into the window comparator formed by U2, U3, and U4B. U6 is used to establish the signal zero reference. The upper limit of the comparator is set above its offset and, therefore, the output pulses high whenever the input falls between 2.502 V and 2.497 V (or  $0.005 \ V \ window$ ) in this example. This output is AND'ed with the  $\overline{SYNC}$  signal such that the AD5293 updates whenever the signal crosses the window. To avoid a constant update of the device, the  $\overline{SYNC}$  signal should be programmed as two pulses, rather than as one.

In Figure 54, the lower trace shows that the volume level changes from a quarter-scale to full-scale when a signal change occurs near the zero-crossing window.




Figure 53. Audio Volume Control with Zipper Noise Reduction




Figure 54. Zipper Noise Detector

## **OUTLINE DIMENSIONS**




Figure 55. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	R <sub>AB</sub> (kΩ)	Resolution	Memory	Temperature Range	Package Description	Package Option
AD5291BRUZ-201	20	256	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14
AD5291BRUZ-20-RL7 <sup>1</sup>	20	256	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14
AD5292BRUZ-20 <sup>1</sup>	20	1,024	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14
AD5292BRUZ-20-RL7 <sup>1</sup>	20	1,024	20-TP	-40°C to +105°C	14-Lead TSSOP	RU-14

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

AD5291/AD5292

查询"AD5292BRUZ-20"供应商

## **NOTES**

**NOTES**