## FEATURES

Single-channel, 256-/1024-position resolution $20 \mathrm{k} \Omega$ nominal resistance
Calibrated $\pm 1 \%$ nominal resistor tolerance (resistor performance mode)
20-time programmable (20-TP) set-and-forget resistance setting allows multiple time permanent programming
Rheostat mode temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Voltage divider temperature coefficient: $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
+9 V to +33 V single-supply operation
$\pm 9 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$ dual-supply operation
SPI-compatible serial interface
Wiper setting readback
Power-on refreshed from 20-TP memory

## APPLICATIONS

## Mechanical potentiometer replacement

 Instrumentation: gain and offset adjustmentProgrammable voltage-to-current conversion
Programmable filters, delays, and time constants
Programmable power supply
Low resolution DAC replacement
Sensor calibration

## GENERAL DESCRIPTION

The AD5291/AD5292, members of the Analog Devices, Inc., DigiPOT+ family of potentiometers, are single-channel, 256-/ 1024-position digital potentiometers ${ }^{1}$ that combine industry leading variable resistor performance with nonvolatile memory (NVM) in a compact package. These devices are capable of operating across a wide voltage range; supporting both dual supply operation at $\pm 10.5 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$ and single supply operation at +21 V to +33 V , while ensuring less than $1 \%$ end-to-end resistor tolerance ( R -tolerance) error and offering 20-time programmable (20-TP) memory.

The guaranteed industry-leading low resistor tolerance error feature simplifies open-loop applications as well as precision calibration and tolerance matching applications.

[^0]
## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No \#license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks andregistered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

The AD5291/AD5292 device wiper settings are controllable through the SPI digital interface. Unlimited adjustments are allowed before programming the resistance value into the |20-TP memory. The AD5291/AD5292 do not require any external voltage supply to facilitate fuse blow and there are 20 opportunities for permanent programming. During 20-TP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

The AD5291/AD5292 are available in a compact 14-lead TSSOP package. The part is guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## AD5291／AD5292

查询＂AD5292BRUZ－20＂供应商

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... ． 1
General Description ..... ．． 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics－AD5291 ..... 3
Resistor Performance Mode Code Range－AD5291 ..... 4
Electrical Characteristics－AD5292 ..... 5
Resistor Performance Mode Code Range－AD5292 ..... 6
Interface Timing Specifications ..... 7
Timing Diagrams ..... 8
Absolute Maximum Ratings ..... 9
Thermal Resistance ..... 9
ESD Caution ..... 9
Pin Configuration and Function Descriptions ..... 10
Typical Performance Characteristics ..... 11
Test Circuits ..... 17
Theory of Operation ..... 18
Serial Data Interface ..... 18
Shift Register ..... 18
RDAC Register． ..... 18
20－TP Memory ..... 19
Write Protection ..... 19
Basic Operation ..... 20
20－TP Readback and Spare Memory Status ..... 20
Shutdown Mode ..... 21
Resistor Performance Mode ..... 21
Reset ..... 21
Daisy－Chain Operation ..... 21
RDAC Architecture ..... 21
Programming the Variable Resistor ..... 21
Programming the Potentiometer Divider ..... 22
EXT＿CAP Capacitor ..... 22
Terminal Voltage Operating Range ..... 23
Applications Information ..... 24
High Voltage DAC ..... 24
Programmable Voltage Source with Boosted Output ..... 24
High Accuracy DAC ..... 24
Variable Gain Instrumentation Amplifier ..... 24
Audio Volume Control ..... 25
Outline Dimensions ..... 26
Ordering Guide ..... 26

## REVISION HISTORY

5／09—Revision 0：Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—AD5291

$\mathrm{V}_{\mathrm{DD}}=21 \mathrm{~V}$ to $33 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=10.5 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-10.5 \mathrm{~V}$ to $-16.5 \mathrm{~V} ; \mathrm{V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{SS}}$ ， $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$ ，unless otherwise noted．

Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTATMODE <br> Resolution <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance（R－Perf Mode ${ }^{3}$ ） <br> Nominal Resistor Tolerance（Normal Mode） <br> Resistance Temperature Coefficient ${ }^{4}$ <br> Wiper Resistance | N <br> R－DNL <br> R－INL <br> $\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}$ <br> $\Delta R_{A B} / R_{A B}$ <br> $\left(\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> Rw | $R_{w B}, V_{A}=N C$ <br> See Table 2 | $\begin{aligned} & 8 \\ & -1 \\ & -1 \\ & -1 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & \pm 20 \\ & 35 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & +1 \\ & +1 \\ & +1 \\ & \\ & 100 \end{aligned}$ | Bits <br> LSB <br> LSB <br> \％ <br> \％ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER <br> DIVIDER MODE <br> Resolution <br> Differential Nonlinearity ${ }^{5}$ <br> Integral Nonlinearity ${ }^{5}$ <br> Voltage Divider Temperature Coefficient ${ }^{4}$ <br> Full－Scale Error <br> Zero－Scale Error | N <br> DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> $V_{\text {wFSE }}$ <br> VWZSE | $\begin{aligned} & \text { Code }=\text { half scale } \\ & \text { Code }=\text { full scale } \\ & \text { Code }=\text { zero scale } \end{aligned}$ | $\begin{aligned} & 8 \\ & -1 \\ & -0.5 \\ & \\ & -2 \\ & 0 \end{aligned}$ | 1.5 | $\begin{aligned} & +1 \\ & +0.5 \\ & 0 \\ & 2 \end{aligned}$ | Bits <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| RESISTOR TERMINALS <br> Terminal Voltage Range ${ }^{6}$ Capacitance A，Capacitance B ${ }^{4}$ <br> Capacitance W ${ }^{4}$ <br> Common－Mode Leakage Current ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{B},} \mathrm{~V}_{\mathrm{W}} \\ & \mathrm{C}_{\mathrm{A}}, \mathrm{C}_{\mathrm{B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \\ & \mathrm{I}_{\mathrm{CM}} \\ & \hline \end{aligned}$ | $\begin{aligned} & f=1 \mathrm{MHz} \text {, measured to GND, } \\ & \text { code }=\text { half scale } \\ & f=1 \mathrm{MHz} \text {, measured to GND, } \\ & \text { code }=\text { half scale } \\ & V_{A}=V_{B}=V_{W} \end{aligned}$ | $V_{S S}$ | $85$ <br> 65 $\pm 1$ | $V_{D D}$ | V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS Input Logic High ${ }^{4}$ Input Logic Low ${ }^{4}$ Input Current Input Capacitance ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | JEDEC compliant <br> $\mathrm{V}_{\text {Logic }}=2.7 \mathrm{~V}$ to 5.5 V <br> $V_{\text {Logic }}=2.7 \mathrm{~V}$ to 5.5 V <br> $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {LOGIC }}$ | 2.0 | 5 | $\begin{aligned} & 0.8 \\ & \pm 1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> pF |
| DIGITAL OUTPUTS（SDO and RDY） <br> Output High Voltage ${ }^{4}$ <br> Output Low Voltage ${ }^{4}$ <br> Tristate Leakage Current Output Capacitance ${ }^{4}$ | $\mathrm{V}_{\mathrm{OH}}$ <br> VoL <br> Col | Rpull＿up $=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {LOGIC }}$ <br> Rpull＿up $=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {LOGIC }}$ | $\begin{aligned} & \text { V LOGIC }-0.4 \\ & -1 \end{aligned}$ | 5 | $\begin{aligned} & \text { GND }+0.4 \mathrm{~V} \\ & +1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ pF |
| POWER SUPPLIES <br> Single－Supply Power Range <br> Dual－Supply Power Range <br> Positive Supply Current <br> Negative Supply Current <br> Logic Supply Range <br> Logic Supply Current <br> OTP Store Current ${ }^{4,7}$ <br> OTP Read Current ${ }^{4,8}$ <br> Power Dissipation ${ }^{9}$ <br> Power Supply Rejection Ratio ${ }^{4}$ | VDD <br> $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ <br> IDD <br> Iss <br> Vlogic <br> ILogic <br> Ilogic＿prog <br> ILogic＿fuse＿Read <br> PDISS <br> PSSR | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{LOGIC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \Delta \mathrm{~V}_{\mathrm{DD}} / \Delta \mathrm{V}_{\mathrm{SS}}= \pm 15 \mathrm{~V} \pm 10 \% \end{aligned}$ | $\begin{aligned} & 9 \\ & \pm 9 \\ & \\ & -2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & -0.1 \\ & 1 \\ & 25 \\ & 25 \\ & 8 \\ & 0.025 \end{aligned}$ | $\begin{aligned} & 33 \\ & \pm 16.5 \\ & 2 \\ & \\ & 5.5 \\ & 10 \\ & \\ & \\ & 110 \\ & 0.08 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{W}$ <br> \％／\％ |

## AD5291／AD5292

㓦询＂AD5292BRUZ－20＂供应商

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{4,10}$ |  |  |  |  |  |  |
| Bandwidth | BW | －3 dB |  | 520 |  | kHz |
| Total Harmonic Distortion | THDw | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ |  | －93 |  | dB |
| V w Settling Time | $\mathrm{t}_{5}$ | $\mathrm{V}_{\mathrm{A}}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 0.5 \mathrm{LSB} \text { error }$ band, initial code = zero scale |  |  |  |  |
|  |  | Code＝full scale，normal mode |  | 750 |  | ns |
|  |  | Code＝full scale，R－Perf mode |  | 2.5 |  | $\mu \mathrm{s}$ |
|  |  | Code $=$ half scale，normal mode |  | 2.5 |  | $\mu \mathrm{s}$ |
|  |  | Code $=$ half scale，R－Perf mode |  | 5 |  | $\mu \mathrm{s}$ |
| Resistor Noise Density | $\mathrm{e}_{\text {N＿wb }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{WB}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0 \mathrm{kHz} \text { to } \\ & 200 \mathrm{kHz} \end{aligned}$ |  | 0.11 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}$ ，and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$ ．
${ }^{2}$ Resistor position nonlinearity error．R－INL is the deviation from an ideal value measured between the Rws at Code $0 \times 02$ and the Rwв at Code 0xFF or between Rwa at Code 0xFD and Rwa at Code 0x00．R－DNL measures the relative step change from ideal between successive tap positions．The specification is guaranteed in resistor performance mode，with a wiper current of 1 mA for $\mathrm{V}_{\mathrm{A}}<12 \mathrm{~V}$ and 1.2 mA for $\mathrm{V}_{\mathrm{A}} \geq 12 \mathrm{~V}$ ．
${ }^{3}$ Resistor performance mode（see the Resistor Performance Mode section）．The terms resistor performance mode and R－Perf mode are used interchangeably
${ }^{4}$ Guaranteed by design and characterization，not subject to production test．
${ }^{5}$ INL and DNL are measured at $\mathrm{V}_{\mathrm{WB}}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D A C . V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$ ．DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions．
${ }^{6}$ Resistor Terminal A，Resistor Terminal B，and Resistor Terminal W have no limitations on polarity with respect to each other．Dual－supply operation enables ground－ referenced bipolar signal adjustment．
${ }^{7}$ Different from operating current；supply current for fuse program lasts approximately $550 \mu \mathrm{~s}$ ．
${ }^{8}$ Different from operating current；supply current for fuse read lasts approximately $550 \mu \mathrm{~s}$ ．
${ }^{9} \mathrm{P}_{\text {DISS }}$ is calculated from（ $\left.\mathrm{I}_{\text {DD }} \times \mathrm{V}_{\text {DD }}\right)+\left(\mathrm{I}_{\text {SS }} \times \mathrm{V}_{\text {SS }}\right)+\left(\mathrm{I}_{\text {LOGIC }} \times \mathrm{V}_{\text {LOGIC }}\right)$ ．
${ }^{10} \mathrm{All}$ dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}$ ，and $\mathrm{V}_{\text {LoGIC }}=5 \mathrm{~V}$ ．

## RESISTOR PERFORMANCE MODE CODE RANGE—AD5291

Table 2.

|  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=30 \mathrm{~V}$ to 33 V |  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=26 \mathrm{~V}$ to 30 V |  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=22 \mathrm{~V}$ to 26 V |  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=21 \mathrm{~V}$ to 22 V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | Rwi | Rwa | Rwi | Rwa | Rwi | Rwa | Rwi | Rwa |
| 1\％R－Tolerance | From 0x5A to 0xFF | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times A 5 \end{aligned}$ | $\begin{aligned} & \text { From 0x7D } \\ & \text { to } 0 \times F F \end{aligned}$ | From 0x00 to $0 \times 82$ | $\begin{aligned} & \text { From 0x7D } \\ & \text { to 0xFF } \end{aligned}$ | $\text { From } 0 \times 00$ $\text { to } 0 \times 82$ | N／A | N／A |
| 2\％R－Tolerance | From 0x23 to 0xFF | From 0x00 to 0xDC | From 0x2D to 0xFF | From 0x00 to $0 \times D 2$ | From 0x23 to 0xFF | From 0x00 to $0 x D C$ | From 0x23 to 0xFF | From 0x00 to $0 x D C$ |
| 3\％R－Tolerance | From 0x1E to 0xFF | $\text { From } 0 \times 00$ $\text { to } 0 \times E 1$ | From 0x19 to 0xFF | From 0x00 to 0xE6 | From 0x17 $\text { to } 0 x F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times E 8 \end{aligned}$ | From 0x17 to 0xFF | $\text { From } 0 \times 00$ $\text { to } 0 x E 8$ |

## ELECTRICAL CHARACTERISTICS—AD5292

$\mathrm{V}_{\mathrm{DD}}=21 \mathrm{~V}$ to $33 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=10.5 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-10.5 \mathrm{~V}$ to $-16.5 \mathrm{~V} ; \mathrm{V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{SS}}$ ， $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$ ，unless otherwise noted．

Table 3.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resolution <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance（R－Perf Mode ${ }^{3}$ ） <br> Nominal Resistor Tolerance（Normal Mode） <br> Resistance Temperature Coefficient ${ }^{4}$ <br> Wiper Resistance | N <br> R－DNL <br> R－INL <br> R－INL <br> $\Delta R_{A B} / R_{A B}$ <br> $\Delta R_{A B} / R_{A B}$ <br> $\left(\Delta \mathrm{R}_{A B} / \mathrm{R}_{A B}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> Rw | $\begin{aligned} & \mathrm{R}_{W B}, \mathrm{~V}_{\mathrm{A}}=\mathrm{NC} \\ & \left\|\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{S S}\right\|=26 \mathrm{~V} \text { to } 33 \mathrm{~V} \\ & \left\|\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{S S}\right\|=21 \mathrm{~V} \text { to } 26 \mathrm{~V} \end{aligned}$ <br> See Table 4 | $\begin{aligned} & 10 \\ & -1 \\ & -2 \\ & -3 \\ & -1 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & \pm 20 \\ & 35 \\ & 60 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2 \\ & +3 \\ & +1 \\ & 100 \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE <br> Resolution <br> Differential Nonlinearity ${ }^{5}$ <br> Integral Nonlinearity ${ }^{5}$ <br> Voltage Divider Temperature Coefficient ${ }^{4}$ <br> Full－Scale Error <br> Zero－Scale Error | N <br> DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> $V_{\text {WFSE }}$ <br> Vwzse | $\begin{aligned} & \text { Code }=\text { half scale } \\ & \text { Code }=\text { full scale } \\ & \text { Code }=\text { zero scale } \end{aligned}$ | $\begin{aligned} & 10 \\ & -1 \\ & -1.5 \\ & -8 \\ & 0 \end{aligned}$ | 5 | $\begin{aligned} & +1 \\ & +1.5 \\ & 0 \\ & 8 \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & \text { LSB } \\ & \text { LSB } \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \\ & \mathrm{LSB} \\ & \mathrm{LSB} \end{aligned}$ |
| RESISTOR TERMINALS <br> Terminal Voltage Range ${ }^{6}$ Capacitance A，Capacitance B ${ }^{4}$ <br> Capacitance $\mathrm{W}^{4}$ <br> Common－Mode Leakage Current ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{B},} \mathrm{~V}_{\mathrm{W}} \\ & \mathrm{C}_{\mathrm{A}}, \mathrm{C}_{\mathrm{B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \\ & \mathrm{I}_{\mathrm{CM}} \\ & \hline \end{aligned}$ | $\begin{aligned} & f=1 \mathrm{MHz} \text {, measured to GND, } \\ & \text { code }=\text { half scale } \\ & f=1 \mathrm{MHz} \text {, measured to GND, } \\ & \text { code }=\text { half scale } \\ & V_{A}=V_{B}=V_{W} \end{aligned}$ | $V_{S S}$ | $85$ <br> 65 $\pm 1$ | $V_{D D}$ | V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS Input Logic High ${ }^{4}$ Input Logic Low ${ }^{4}$ Input Current Input Capacitance ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | JEDEC compliant <br> $\mathrm{V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to 5.5 V <br> $\mathrm{V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to 5.5 V <br> $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {LOGIC }}$ | 2.0 | 5 | $\begin{aligned} & 0.8 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| DIGITAL OUTPUTS（SDO and RDY） <br> Output High Voltage ${ }^{4}$ <br> Output Low Voltage ${ }^{4}$ <br> Tristate Leakage Current <br> Output Capacitance ${ }^{4}$ | $\mathrm{V}_{\mathrm{OH}}$ <br> VoL <br> Col | Rpull＿up $=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {LOGIC }}$ <br> Rpull＿up $=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {LOGIC }}$ | $V_{\text {LOGIC }}-0.4$ $-1$ | 5 | $\begin{aligned} & \text { GND }+0.4 \\ & 1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> pF |
| POWER SUPPLIES <br> Single－Supply Power Range <br> Dual－Supply Power Range <br> Positive Supply Current <br> Negative Supply Current <br> Logic Supply Range <br> Logic Supply Current <br> OTP Store Current ${ }^{4,7}$ <br> OTP Read Current ${ }^{4,8}$ <br> Power Dissipation ${ }^{9}$ <br> Power Supply Rejection Ratio ${ }^{4}$ | VDD <br> $V_{D D} / V_{S S}$ <br> ldD <br> Iss <br> V Logic <br> llogic <br> ILogic＿prog <br> llogic＿fuse＿read <br> PDISS <br> PSSR | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{LOGIC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \Delta \mathrm{~V}_{\mathrm{DD}} / \Delta \mathrm{V}_{\mathrm{SS}}= \pm 15 \mathrm{~V} \pm 10 \% \end{aligned}$ | $\begin{aligned} & 9 \\ & \pm 9 \\ & \\ & -2 \\ & 2.7 \end{aligned}$ | 0.1 $-0.1$ <br> 1 <br> 25 <br> 25 <br> 8 <br> 0.025 | $\begin{aligned} & 33 \\ & \pm 16.5 \\ & 2 \\ & 5.5 \\ & 10 \\ & \\ & \\ & 110 \\ & 0.08 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{W}$ <br> \％／\％ |

## AD5291／AD5292

㓦询＂AD5292BRUZ－20＂供应商

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{4,10}$ |  |  |  |  |  |  |
| Bandwidth | BW | －3 dB |  | 520 |  | kHz |
| Total Harmonic Distortion | THDw | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ |  | －93 |  | dB |
| $\mathrm{V}_{\mathrm{w}}$ Settling Time | $\mathrm{t}_{5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 0.5 \mathrm{LSB} \text { error } \\ & \text { band, initial code }=\text { zero scale } \end{aligned}$ |  |  |  |  |
|  |  | Code＝full scale，normal mode |  | 750 |  | ns |
|  |  | Code＝full scale，R－Perf mode |  | 2.5 |  |  |
|  |  | Code＝half scale，normal mode |  | 2.5 |  | $\mu \mathrm{s}$ |
|  |  | Code $=$ half scale，R－Perf mode |  | 5 |  | $\mu \mathrm{s}$ |
| Resistor Noise Density | $\mathrm{e}_{\text {N＿Wb }}$ | $\begin{aligned} & \mathrm{R}_{\text {wB }}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0 \mathrm{kHz} \text { to } \\ & 200 \mathrm{kHz} \end{aligned}$ |  | 0.11 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}$ ，and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$ ．
${ }^{2}$ Resistor position nonlinearity error．R－INL is the deviation from an ideal value measured between the Rws at Code $0 \times 02$ and the Rwв at Code 0xFF or between Rwa at Code 0xFD and Rwa at Code $0 \times 00$ ．R－DNL measures the relative step change from ideal between successive tap positions．The specification is guaranteed in resistor performance mode，with a wiper current of 1 mA for $\mathrm{V}_{\mathrm{A}}<12 \mathrm{~V}$ and 1.2 mA for $\mathrm{V}_{\mathrm{A}} \geq 12 \mathrm{~V}$ ．
${ }^{3}$ Resistor performance mode（see the Resistor Performance Mode section）．The terms resistor performance mode and R－Perf mode are used interchangeably
${ }^{4}$ Guaranteed by design and characterization，not subject to production test．
${ }^{5} \mathrm{INL}$ and DNL are measured at $\mathrm{V}_{\mathrm{W}}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D A C . V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$ ．DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions．
${ }^{6}$ Resistor Terminal A，Resistor Terminal B，and Resistor Terminal W have no limitations on polarity with respect to each other．Dual－supply operation enables ground－ referenced bipolar signal adjustment．
${ }^{7}$ Different from operating current；supply current for fuse program lasts approximately $550 \mu \mathrm{~s}$ ．
${ }^{8}$ Different from operating current；supply current for fuse read lasts approximately $550 \mu \mathrm{~s}$ ．
${ }^{9} \mathrm{P}_{\text {DISS }}$ is calculated from（ $\left.\mathrm{I}_{\text {DD }} \times \mathrm{V}_{\text {DD }}\right)+\left(\mathrm{I}_{\text {SS }} \times \mathrm{V}_{\text {SS }}\right)+\left(\mathrm{I}_{\text {LOGIC }} \times \mathrm{V}_{\text {LOGIC }}\right)$ ．
${ }^{10} \mathrm{All}$ dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}$ ，and $\mathrm{V}_{\text {LoGIC }}=5 \mathrm{~V}$ ．

## RESISTOR PERFORMANCE MODE CODE RANGE—AD5292

Table 4.

|  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5 S}\right\|=30 \mathrm{~V}$ to $\mathbf{3 3} \mathrm{V}$ |  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=26 \mathrm{~V}$ to 30 V |  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=22 \mathrm{~V}$ to 26 V |  | $\left\|\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}\right\|=21 \mathrm{~V}$ to 22 V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | Rwb | Rwa | Rwi | Rwa | Rwi | Rwa | Rws | Rwa |
| 1\％R－Tolerance | From 0x15E to $0 \times 3$ FF | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 2 \mathrm{~A} 1 \end{aligned}$ | From 0x1F4 to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 20 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { From } 0 \times 1 \text { F4 } \\ & \text { to } 0 \times 3 \mathrm{FF} \end{aligned}$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 20 B \end{aligned}$ | N／A | N／A |
| 2\％R－Tolerance | From 0x8C to $0 \times 3 F F$ | From 0x00 to $0 \times 373$ | From 0xB4 to $0 \times 3 F F$ | From 0x00 to $0 \times 34 \mathrm{~B}$ | From 0xFA to $0 \times 3$ FF | From 0x00 to $0 \times 305$ | From 0xFA to $0 \times 3 F F$ | $\text { From } 0 \times 00$ $\text { to } 0 \times 305$ |
| 3\％R－Tolerance | From $0 \times 5 \mathrm{~A}$ to $0 \times 3 F F$ | From 0x00 $\text { to } 0 \times 3 \mathrm{~A} 5$ | From 0x64 to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 39 B \end{aligned}$ | From 0x78 to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 387 \end{aligned}$ | From 0x78 to $0 \times 3 F F$ | $\begin{aligned} & \text { From } 0 \times 00 \\ & \text { to } 0 \times 387 \end{aligned}$ |

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$ ．All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ ，unless otherwise noted．
Table 5.

| Parameter | Limit ${ }^{1}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}{ }^{2}$ | 20 | ns min | SCLK cycle time |
| $\mathrm{t}_{2}$ | 10 | $n \mathrm{nsmin}$ | SCLK high time |
| $\mathrm{t}_{3}$ | 10 | ns min | SCLK low time |
| $\mathrm{t}_{4}$ | 10 | $n s$ min | $\overline{\text { SYNC }}$ to SCLK falling edge setup time |
| $\mathrm{t}_{5}$ | 5 | $n \mathrm{~ns}$ min | Data setup time |
| $\mathrm{t}_{6}$ | 5 | $n \mathrm{nmin}$ | Data hold time |
| $\mathrm{t}_{7}$ | 1 | ns min | SCLK falling edge to $\overline{\text { SYNC }}$ rising edge |
| $\mathrm{t}_{8}$ | $400^{3}$ | $n \mathrm{~ns}$ min | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{9}$ | 14 | $n \mathrm{~ns}$ min | $\overline{\text { SYNC }}$ rising edge to next SCLK fall ignore |
| $\mathrm{t}_{10}{ }^{4}$ | 1 | $n \mathrm{~ns}$ min | RDY rising edge to $\overline{S Y N C}$ falling edge |
| $\mathrm{t}_{11}{ }^{4}$ | 40 | ns max | $\overline{\text { SYNC }}$ rising edge to RDY fall time |
| $\mathrm{t}_{12}{ }^{4}$ | 2.4 | $\mu \mathrm{s}$ max | RDY low time，RDAC register write command execute time（R－Perf mode） |
| $\mathrm{t}_{12}{ }^{4}$ | 410 | ns max | RDY low time，RDAC register write command execute time（normal mode） |
| $\mathrm{t}_{12}{ }^{4}$ | 8 | ms max | RDY low time，memory program execute time |
| $\mathrm{t}_{12}{ }^{4}$ | 1.5 | ms min | Software\hardware reset |
| $\mathrm{t}_{13}{ }^{4}$ | 450 | ns max | RDY low time，RDAC register readback execute time |
| $\mathrm{t}_{13}{ }^{4}$ | 1.3 | ms max | RDY low time，memory readback execute time |
| $\mathrm{t}_{14}{ }^{4}$ | 450 | ns max | SCLK rising edge to SDO valid |
| $t_{\text {RESET }}$ | 20 | $n \mathrm{~ns}$ min | Minimum $\overline{\text { RESET }}$ pulse width（asynchronous） |
| tPower－up ${ }^{5}$ | 2 | ms max | Power－on OTP restore time |

[^1]

## AD5291／AD5292

督询＂AD5292BRUZ－20＂供应商

## TIMING DIAGRAMS



Figure 3．Write Timing Diagram


## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ，unless otherwise noted．

Table 6.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +35 V |
| $V_{\text {ss }}$ to GND | +0.3 V to－16．5 V |
| V locic to GND | -0.3 V to +7 V |
| $V_{\text {DD }}$ to $V_{S S}$ | 35 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{B}, \mathrm{~V}_{\mathrm{W}}$ to GND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $I_{A}, I_{B}, I_{w}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency＞ 10 kHz | $\pm 3 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ | $\pm 3 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Continuous | $\pm 3 \mathrm{~mA}$ |
| Digital Input and Output Voltage to GND | -0.3 V to $\mathrm{V}_{\text {Logic }}+0.3 \mathrm{~V}$ |
| EXT＿CAP Voltage to GND | -0.3 V to +7 V |
| Operating Temperature Range ${ }^{3}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature（ $\mathrm{T}, ~ m a x$ ）$^{\text {m }}$ | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation | $\left(\mathrm{T}, \max -\mathrm{T}_{\mathrm{A}}\right.$ ）$/ \theta_{\mathrm{JA}}$ |
| Maximum terminal current is bounded by the maximum current handling of the switches，maximum power dissipation of the package，and maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance． |  |
| ${ }^{2}$ Pulse duty factor． ${ }_{3}$ Includes programming of OTP memory． |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device．This is a stress rating only；functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is defined by JEDEC specification JESD－51 and the value is dependent on the test board and test environment．

Table 7．Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\boldsymbol{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 14－Lead TSSOP | $93^{1}$ | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2S2P test board，still air（ $0 \mathrm{~m} / \mathrm{sec}$ to $1 \mathrm{~m} / \mathrm{sec}$ air flow）．

## ESD CAUTION

|  | ESD（electrostatic discharge）sensitive device． <br> Charged devices and circuit boards can discharge <br> without detection．Although this product features <br> patented or proprietary protection circuitry，damage <br> may occur on devices subjected to high energy ESD． <br> Therefore，proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality． |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5．Pin Configuration
Table 8．Pin Function Descriptions

| Pin No． | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\text { RESET }}$ | Hardware Reset Pin．Refreshes the RDAC register with the contents of the 20－TP memory register．Factory default loads midscale until the first 20－TP wiper memory location is programmed．$\overline{\text { RESET }}$ is activated at the logic high transition．Tie $\overline{\text { RESET }}$ to $\mathrm{V}_{\text {Logic }}$ if not used． |
| 2 | $\mathrm{V}_{\text {ss }}$ | Negative Supply．Connect to 0 V for single－supply applications．This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors． |
| 3 | A | Terminal A of RDAC． $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$ ． |
| 4 | W | Wiper Terminal of RDAC． $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$ ． |
| 5 | B | Terminal B of RDAC． $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$ ． |
| 6 | $V_{\text {DD }}$ | Positive Power Supply．This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors． |
| 7 | EXT＿CAP | External Capacitor．Connect a $1 \mu \mathrm{~F}$ capacitor to EXT＿CAP．This capacitor must have a voltage rating of $\geq 7 \mathrm{~V}$ ． |
| 8 | $V_{\text {LoGic }}$ | Logic Power Supply；2．7 V to 5．5 V．This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors． |
| 9 | GND | Ground Pin，Logic Ground Reference． |
| 10 | DIN | Serial Data Input．The AD5291／AD5292 have a 16－bit shift register．Data is clocked into the register on the falling edge of the serial clock input． |
| 11 | SCLK | Serial Clock Input．Data is clocked into the shift register on the falling edge of the serial clock input．Data can be transferred at rates up to 50 MHz ． |
| 12 | $\overline{\text { SYNC }}$ | Falling Edge Synchronization Signal．This is the frame synchronization signal for the input data．When $\overline{\text { SYNC }}$ goes low，it enables the shift register and data is transferred in on the falling edges of the following clocks．The selected register is updated on the rising edge of $\overline{\text { SYNC }}$ following the $16^{\text {th }}$ clock cycle．If $\overline{\text { SYNC }}$ is taken high before the $16^{\text {th }}$ clock cycle，the rising edge of $\overline{\text { SYNC }}$ acts as an interrupt，and the write sequence is ignored by the DAC． |
| 13 | SDO | Serial Data Output．This open－drain output requires an external pull－up resistor．SDO can be used to clock data from the shift register in daisy－chain mode or in readback mode． |
| 14 | RDY | Ready Pin．This active－high open－drain output identifies the completion of a write or read operation to or from the RDAC register or memory． |

## 查询＂A D 5292BRUZ－20＂供应商

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6．R－INL in R－Perf Mode vs．Code vs．Temperature（AD5292）


Figure 7．R－DNL in R－Perf Mode vs．Code vs．Temperature（AD5292）


Figure 8．R－INL in R－Perf Mode vs．Code vs．Temperature（AD5291）


Figure 9．R－DNL in R－Perf Mode vs．Code vs．Temperature（AD5291）


Figure 10．R－INL in Normal Mode vs．Code vs．Temperature（AD5292）


Figure 11．R－DNL in Normal Mode vs．Code vs．Temperature（AD5292）


Figure 12．R－INL in Normal Mode vs．Code vs．Temperature（AD5291）


Figure 13．R－DNL in Normal Mode vs．Code vs．Temperature（AD5291）


Figure 14．INL in R－Perf Mode vs．Code vs．Temperature（AD5292）


Figure 15．DNL in R－Perf Mode vs．Code vs．Temperature（AD5292）


Figure 16．INL in R－Perf Mode vs．Code vs．Temperature（AD5291）


Figure 17．DNL in R－Perf Mode vs．Code vs．Temperature（AD5291）


Figure 18．INL in Normal Mode vs．Code vs．Temperature（AD5292）


Figure 19．DNL in Normal Mode vs．Code vs．Temperature（AD5292）


Figure 20．INL in Normal Mode vs．Code vs．Temperature（AD5291）


Figure 21．DNL in Normal Mode vs．Code vs．Temperature（AD5291）


Figure 22．Supply Current（ $\left.I_{D D}, I_{S S,} I_{\text {LOGIC }}\right)$ vs．Temperature


Figure 23．Rheostat Mode Tempco $\Delta R_{w B} / \Delta T$ vs．Code（AD5292）


Figure 24．Potentiometer Mode Tempco $\Delta R_{w} / \Delta T$ vs．Code


Figure 25． $20 \mathrm{k} \Omega$ Gain vs．Frequency vs．Code（AD5292）


Figure 26．Power Supply Rejection Ratio vs．Frequency


Figure 27．THD＋Noise vs．Frequency


Figure 28．THD＋Noise vs．Amplitude


Figure 29．Theoretical Maximum Current vs．Code


Figure 30．Supply Current ILOGIC vs．Digital Input Voltage


Figure 31．Large－Signal Settling Time，Code from Zero Scale to Full Scale


Figure 32．IDD Waveform While Blowing／Reading Fuse


Figure 33．Maximum Transition Glitch


Figure 34．VEXt＿CAP Waveform While Reading Fuse or Calibration


Figure 35．$V_{\text {EXT＿CAP }}$ Waveform While Writing Fuse

## AD5291／AD5292

沓询＂A D5292BRUZ－20＂供应商


Figure 36．Code Range＞1\％R－Tolerance Error vs．Temperature

## TEST CIRCUITS

Figure 37 to Figure 42 define the test conditions used in the Specifications section．


Figure 37．Resistor Position Nonlinearity Error （Rheostat Operation；R－INL，R－DNL）


Figure 38．Potentiometer Divider Nonlinearity Error （INL，DNL）


Figure 39．Wiper Resistance


Figure 41．Gain vs．Frequency


Figure 42．Common－Mode Leakage Current

## THEORY OF OPERATION

The AD5291／AD5292 ，members of the Analog Devices，Inc．， DigiPOT＋family of potentiometers are designed to operate as true variable resistors for analog signals that remain within the terminal voltage range of $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {TERM }}<\mathrm{V}_{\mathrm{DD}}$ ．The patented $\pm 1 \%$ resistor tolerance feature helps to minimize the total RDAC resis－ tance error，which reduces the overall system error by offering better absolute matching and improved open－loop performance． The digital potentiometer wiper position is determined by the RDAC register contents．The RDAC register acts as a scratchpad register，allowing as many value changes as necessary to place the potentiometer wiper in the correct position．The RDAC register can be programmed with any position setting using the standard SPI interface by loading the 16 －bit data－word．Once a desirable position is found，this value can be stored in a $20-\mathrm{TP}$ memory register．Thereafter，the wiper position is always restored to that position for subsequent power－up．The storing of 20－TP data takes approximately 6 ms ；during this time，the shift register is locked，preventing any changes from taking place．The RDY pin identifies the completion of this 20－TP storage．

## SERIAL DATA INTERFACE

The AD5291／AD5292 contain a serial interface（ $\overline{\text { SYNC }}$ ，SCLK， DIN and SDO）that is compatible with SPI interface standards，as well as most DSPs．The parts allow writing of data via the serial interface to every register．

## SHIFT REGISTER

The AD5291／AD5292 shift register is 16 bits wide（see Figure 2）． The 16－bit input word consists of two unused bits（set to 0 ）， followed by four control bits，and 10 RDAC data bits．For the

AD5291，the lower two RDAC data bits are don＇t cares if the RDAC register is read from or written to．Data is loaded MSB first （Bit DB15）．The four control bits determine the function of the software command（see Table 9）．Figure 3 shows a timing diagram of a typical AD5291／AD5292 write sequence．
The write sequence begins by bringing the $\overline{\text { SYNC }}$ line low．The $\overline{\text { SYNC }}$ pin must be held low until the complete data－word is loaded from the DIN pin．When $\overline{\text { SYNC }}$ returns high，the serial data－word is decoded according to the commands in Table 9. The command bits（ Cx ）control the operation of the digital potentiometer．The data bits（ Dx ）are the values that are loaded into the decoded register．The AD5291／AD5292 have an internal counter that counts a multiple of 16 bits（a frame）for proper operation．For example，the AD5291／AD5292 work with a 32 －bit word，but do not work properly with a 31－bit or 33－bit word． The AD5291／AD5292 do not require a continuous SCLK，when $\overline{\text { SYNC }}$ is high，and all serial interface pins should be operated at close to the $V_{\text {LOGIC }}$ supply rails to minimize power consumption in the digital input buffers．

## RDAC REGISTER

The RDAC register directly controls the position of the digital potentiometer wiper．For example，when the RDAC register is loaded with all 0 s ，the wiper is connected to Terminal B of the variable resistor．The RDAC register is a standard logic register； there is no restriction on the number of changes allowed．

Table 9．Command Operation Truth Table

| Command | Command Bits［DB13：DB10］ |  |  |  | Data Bits［DB9：DB0］${ }^{1}$ |  |  |  |  |  |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | C0 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | NOP command：do nothing． |
| 1 | 0 | 0 | 0 | 1 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 ${ }^{2}$ | D $0^{2}$ | Write contents of serial data to RDAC． |
| 2 | 0 | 0 | 1 | 0 | x | x | x | x | x | x | x | x | x | x | Read RDAC wiper setting from the SDO output in the next frame． |
| 3 | 0 | 0 | 1 | 1 | x | x | x | x | x | x | x | x | x | x | Store wiper setting：store RDAC setting to 20－TP memory． |
| 4 | 0 | 1 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | Reset：refresh RDAC with 20－TP stored value． |
| 5 | 0 | 1 | 0 | 1 | x | x | x | x | x | D4 | D3 | D2 | D1 | D0 | Read contents of 20－TP memory，or status of 20－TP memory，from the SDO output in the next frame． |
| 6 | 0 | 1 | 1 | 0 | x | x | x | x | x | x | D3 | D2 | D1 | D0 | Write contents of serial data to control register． |
| 7 | 0 | 1 | 1 | 1 | x | x | x | x | x | x | x | x | x | x | Read control register from the SDO output in the next frame． |
| 8 | 1 | 0 | 0 | 0 | x | x | x | x | x | x | x | x | x | D0 | Software shutdown． <br> D0 $=0$（normal mode）． <br> D0 $=1$（device placed in shutdown mode） |

[^2]
## 20－TP MEMORY

Once a desirable wiper position is found，the contents of the RDAC register can be saved into a 20－TP memory register （see Table 10）．Thereafter，the wiper position is always set at that position for any future on－off－on power supply sequence．The AD5291／AD5292 have an array of 20 one－time programmable （OTP）memory registers．When the desired word is programmed to 20－TP memory，the device automatically verifies that the program command was successful．The verification process includes margin testing．Bit C3 of the control register can be polled to verify that the fuse program command was successful． Programming data to 20－TP memory consumes approximately 25 mA for $550 \mu \mathrm{~s}$ ，and takes approximately 8 ms to complete． During this time，the shift register is locked，preventing any changes from taking place．The RDY pin can be used to monitor the completion of the 20－TP memory program and for verifica－ tion．No change in supply voltage is required to program the 20－TP memory．However，a $1 \mu \mathrm{~F}$ capacitor on the EXT＿CAP pin is required（see Figure 47）．Prior to 20－TP activation，the AD5291／ AD5292 preset to midscale on power－up．

## WRITE PROTECTION

On power－up，the shift register write commands for both the RDAC register and the 20－TP memory register are disabled． The RDAC write protect bit， C 1 of the control register（see Table 11 and Table 12），is set to 0 by default．This disables any change of the RDAC register content regardless of the software commands，except that the RDAC register can be refreshed from the 20－TP memory using the software reset command （Command 4）or through hardware by the $\overline{\mathrm{RESET}} \mathrm{pin}$ ．To enable programming of the variable resistor wiper position（program－ ming the RDAC register），the write protect bit， C 1 of the control register，must first be programmed．This is accomplished by loading the shift register with Command 6 （see Table 9）．To enable programming of the 20－TP memory block bit， C 0 of the control register（set to 0 by default）must first be set to 1 ．

Table 10．Write and Read to RDAC and 20－TP Memory

| DIN | SDO | Action |
| :--- | :--- | :--- |
| $0 \times 1803$ | $0 \times X X X X$ | Enable update of wiper position and 20－TP memory contents through digital interface． |
| $0 \times 0500$ | $0 \times 1803$ | Write 0x100 to the RDAC register；wiper moves to $1 / 4$ full－scale position． |
| $0 \times 0800$ | $0 \times 0500$ | Prepare data read from the RDAC register． |
| $0 \times 0$ C00 | $0 \times 0100$ | Stores RDAC register content into 20－TP memory．The 16－bit word appears out of SDO，where the last 10 bits <br> contain the contents of the RDAC register（ $0 \times 100$ ）． |
| $0 \times 1$ C00 | $0 \times 0$ C00 | Prepare data read from the control register． <br> NOP Instruction 0 sends 16－bit word out of SDO，where the last four bits contain the contents of the control <br> register．If Bit C3＝1，the fuse program command is successful． |
| $0 \times 0000$ | $0 \times 000 \mathrm{X}$ |  |

Table 11．Control Register Bit Map ${ }^{1}$

| DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | X | X | C3 | C2 | C1 | C0 |

${ }^{1} \mathrm{X}=$ don＇t care．
Table 12．Control Register Description

| Bit Name | Description |
| :--- | :--- |
| C0 | 20－TP program enable |
|  | $0=$ 20－TP program disabled（default） |
|  | $1=$ enable device for 20－TP program |
| C1 | RDAC register write protect |
|  | $0=$ wiper position frozen to value in memory（default）${ }^{1}$ |
|  | $1=$ allow update of wiper position through digital Interface |
| C2 | Calibration enable |
|  | $0=$ resistor performance mode enabled（default） |
|  | $1=$ normal mode enabled |
| C3 | $20-$ TP memory program success |
|  | $0=$ fuse program command unsuccessful（default） |
|  | $1=$ fuse program command successful |

[^3]
## AD5291／AD5292

督询＂AD5292BRUZ－20＂供应商

## BASIC OPERATION

The basic mode of setting the variable resistor wiper position （programming the RDAC register）is accomplished by loading the shift register with Command 1 （see Table 9）and the desired wiper position data．When the desired wiper position is deter－ mined，the user can load the shift register with Command 3 （see Table 9），which stores the wiper position data in the 20－TP memory register．After 6 ms ，the wiper position is permanently stored in the 20－TP memory．The RDY pin can be used to moni－ tor the completion of this 20－TP program．Table 10 provides a programming example，listing the sequence of serial data input （DIN）words with the serial data output appearing at the SDO pin in hexadecimal format．

## 20－TP READBACK AND SPARE MEMORY STATUS

It is possible to read back the contents of any of the 20－TP memory registers through SDO by using Command 5 （see Table 9）．The lower five LSB bits（D0 to D4）of the data byte select which memory location is to be read back（see Table 14）．

Data from the selected memory location are clocked out of the SDO pin during the next SPI operation，where the last 10 bits contain the contents of the specified memory location．
It is also possible to calculate the address of the most recently programmed memory location by reading back the contents of read－only Memory Address 0x14 and Memory Address 0x15 using Command 5．The data bytes read back from Memory Address 0x014 and Memory Address 0x015 are thermometer encoded versions of the address of the last programmed memory location．
For the example outlined in Table 13，the address of the last programmed location is calculated as
（Number of Bits $=1$ in Memory Address 0x14）$+($ Number of Bits $=1$ in Memory Address $0 x 15)-1=10+8-1=17$ （0x10）
If no memory location has been programmed，then the address generated is -1 ．

Table 13．Example 20－TP Memory Readback

| DIN | SDO | Action |
| :---: | :---: | :---: |
| 0x1414 | 0xXXXX | Prepares data read from Memory Address 0x14． |
| 0x1415 | 0x03FF | Prepares data read from Memory Address $0 \times 15$ ．Sends 16 －bit word out of SDO，where the last 10 bits contain the contents of Memory Address 0x14． |
| 0x0000 | 0x00FF | NOP Command 0 sends 16 －bit word out of SDO，where last 10－bits contain the contents of Memory Address 0x15． |
| 0x1410 | 0x0000 | Prepares data read from memory location $0 \times 10$ ． |
| 0x0000 | 0xXXXX | NOP Instruction 0 sends 16－bit word out of SDO，where the last 10 bits contain the contents of Memory Address 0x10（17）． |

Table 14．Memory Map of Command 5

| Data Bits［DB9：DB0］${ }^{1}$ |  |  |  |  |  |  |  |  |  | Register Contents |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| X | X | X | X | X | 0 | 0 | 0 | 0 | 0 | $1{ }^{\text {st }}$ programmed wiper location（0x00） |
| X | X | X | X | X | 0 | 0 | 0 | 0 | 1 | $2^{\text {nd }}$ programmed wiper location（ $0 \times 01$ ） |
| X | x | x | x | $x$ | 0 | 0 | 0 | 1 | 0 | $3^{\text {rd }}$ programmed wiper location（ $0 \times 02$ ） |
| X | X | x | x | $x$ | 0 | 0 | 0 | 1 | 1 | $4^{\text {th }}$ programmed wiper location（0x03） |
| X | X | X | X | X | 0 | 0 | 1 | 0 | 0 | $5^{\text {th }}$ programmed wiper location（0x04） |
| $\cdots$ | $\cdots$ | $\ldots$ | $\cdots$ | $\cdots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| X | X | X | X | X | 0 | 1 | 0 | 0 | 1 | $10^{\text {th }}$ programmed wiper location（0x09） |
| X | X | X | x | x | 0 | 1 | 1 | 1 | 0 | $15^{\text {th }}$ programmed wiper location（ $0 \times 0 \mathrm{E}$ ） |
| X | X | X | X | X | 1 | 0 | 0 | 1 | 1 | $20^{\text {th }}$ programmed wiper location（0x13） |
| X | X | X | X | X | 1 | 0 | 1 | 0 | 0 | Programmed memory status（thermometer encoded）${ }^{2}(0 \times 14)$ |
| X | X | X | X | X | 1 | 0 | 1 | 0 | 1 | Programmed memory status（thermometer encoded）${ }^{2}(0 \times 15)$ |

[^4]

Figure 43．Daisy－Chain Configuration Using SDO

## RDAC ARCHITECTURE

To achieve optimum cost performance，Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers．In particular，the AD5291／AD5292 employ a three－stage segmentation approach，as shown in Figure 44．The AD5291／AD5292 wiper switch is designed with the transmission gate CMOS topology and with the gate voltages derived from $V_{D D}$ and $V_{\text {ss }}$ ．


Figure 44．AD5291／AD5292 Simplified RDAC Circuit

## PROGRAMMING THE VARIABLE RESISTOR

## Rheostat Operation－1\％Resistor Tolerance

The AD5291／AD5292 operate in rheostat mode when only two terminals are used as a variable resistor．The unused terminal can be left floating or tied to the W terminal，as shown in Figure 45.


Figure 45．Rheostat Mode Configuration
The nominal resistance between Terminal A and Terminal B， $R_{A B}$ ，is available in $20 \mathrm{k} \Omega$ and has 256 or 1024 tap points accessed by the wiper terminal．The $8-/ 10$－bit data in the RDAC latch is decoded to select one of the $256 / 1024$ possible wiper
settings．The AD5291／AD5292 contain an internal $\pm 1 \%$ resistor performance mode that can be disabled or enabled（this is enabled by default），by programming Bit C2 of the control register（see Table 11 and Table 12）．The digitally programmed output resistance between the W terminal and the A terminal， $\mathrm{R}_{\mathrm{wA}}$ ，and between the W terminal and B terminal， $\mathrm{R}_{\mathrm{wB}}$ ，is inter－ nally calibrated to give a maximum of $\pm 1 \%$ absolute resistance error across a wide code range．As a result，the general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

AD5291：

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B} \tag{1}
\end{equation*}
$$

AD5292：

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{1024} \times R_{A B} \tag{2}
\end{equation*}
$$

where：
$D$ is the decimal equivalent of the binary code loaded in the 8－／10－bit RDAC register．
$R_{A B}$ is the end－to－end resistance．
Similar to the mechanical potentiometer，the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance，$R_{\text {WA }} . R_{\text {WA }}$ is also calibrated to give a maximum of $1 \%$ absolute resistance error． $\mathrm{R}_{\mathrm{WA}}$ starts at the maximum resistance value and decreases as the data loaded into the latch increases．The general equations for this operation are
AD5291：

$$
\begin{equation*}
R_{W A}(D)=\frac{256-D}{256} \times R_{A B} \tag{3}
\end{equation*}
$$

AD5292：

$$
\begin{equation*}
R_{W A}(D)=\frac{1024-D}{1024} \times R_{A B} \tag{4}
\end{equation*}
$$

where：
$D$ is the decimal equivalent of the binary code loaded in the 8－／10－bit RDAC register．
$R_{A B}$ is the end－to－end resistance．
In the zero－scale condition，a finite total wiper resistance of $120 \Omega$ is present．Regardless of which setting the part is operating in， take care to limit the current between Terminal A and Terminal B， between Terminal W and Terminal A，and between Terminal W and Terminal B，to the maximum continuous current of $\pm 3 \mathrm{~mA}$ or to the pulse current specified in Table 6．Otherwise，degradation or possible destruction of the internal resistors may occur．

## PROGRAMMING THE POTENTIOMETER DIVIDER

## Voltage Output Operation

The digital potentiometer easily generates a voltage divider at the wiper to B and at the wiper to A that is proportional to the input voltage at A to B ，as shown in Figure 46．Unlike the polarity
of $V_{D D}$ to GND，which must be positive，voltage across $A$ to $B$ ， W to A ，and W to B can be at either polarity．


Figure 46．Potentiometer Mode Configuration
If ignoring the effect of the wiper resistance for simplicity，con－ necting the A terminal to 30 V and the B terminal to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 1 LSB less than 30 V ．Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B， divided by the $256 / 1024$ positions of the potentiometer divider． The general equations defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B are

AD5291：

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} \times V_{A}+\frac{256-D}{256} \times V_{B} \tag{5}
\end{equation*}
$$

AD5292：

$$
\begin{equation*}
V_{W}(D)=\frac{D}{1024} \times V_{A}+\frac{1024-D}{1024} \times V_{B} \tag{6}
\end{equation*}
$$

If using the AD5291／AD5292 in voltage divider mode as in Figure 46 ，then the $\pm 1 \%$ resistor tolerance calibration feature reduces the error when matching with discrete resistors．However， it is recommended to disable the internal $\pm 1 \%$ resistor tolerance calibration feature by programming Bit C2 of the control register（see Table 11 and Table 12）to optimize wiper position update rate．In this configuration，the RDAC is ratiometric and resistor tolerance error does not affect performance．

Operation of the digital potentiometer in the voltage divider mode results in a more accurate operation over temperature． Unlike the rheostat mode，the output voltage is dependent mainly on the ratio of the internal resistors， $\mathrm{R}_{\mathrm{WA}}$ and $\mathrm{R}_{\mathrm{WB}}$ ，and not the absolute values．Therefore，the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ．

## EXT＿CAP CAPACITOR

A $1 \mu \mathrm{~F}$ capacitor to GND must be connected to the EXT＿CAP pin（see Figure 47）on power－up and throughout the operation of the AD5291／AD5292．


Figure 47．Hardware Setup for EXT＿CAP Pin
control signals to the AD5291／AD5292 must be referenced to the device ground pin（GND），and satisfy the logic level defined in the Specifications section．

## Power－Up Sequence

To ensure that the AD5291／AD5292 power up correctly，a $1 \mu \mathrm{~F}$ capacitor must be connected to the EXT＿CAP pin．Because there are diodes to limit the voltage compliance at Terminal A， Terminal B，and Terminal W（see Figure 48），it is important to power $V_{D D}$ and $V_{S S}$ first before applying any voltage to Terminal $A$ ， Terminal B，and Terminal W．Otherwise，the diode is forward－ biased such that $V_{D D}$ and $V_{S S}$ are powered up unintentionally． The ideal power－up sequence is GND， $\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {LOGIC }}$ and $\mathrm{V}_{\mathrm{DD}}$ ，the digital inputs，and then $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$ ，and $\mathrm{V}_{\mathrm{w}}$ ．The order of powering up $V_{A}, V_{B}, V_{W}$ ，and the digital inputs is not important as long as they are powered after $V_{D D}, V_{S S}$ ，and $V_{\text {Logic }}$ ．

Regardless of the power－up sequence and the ramp rates of the power supplies，after $V_{\text {Logic }}$ is powered，the power－on preset activates，restoring the 20－TP memory value to the RDAC register．

## APPLICATIONS INFORMATION

## HIGH VOLTAGE DAC

The AD5292 can be configured as a high voltage DAC，with output voltage as high as 33 V ．The circuit is shown in Figure 49. The output is

$$
\begin{equation*}
V_{\text {OUT }}(D)=\frac{D}{1024} \times\left[1.2 \mathrm{~V} \times\left(1+\frac{R_{2}}{R_{1}}\right)\right] \tag{7}
\end{equation*}
$$

where $D$ is the decimal code from 0 to 1023 ．


Figure 49．High Voltage DAC

## PROGRAMMABLE VOLTAGE SOURCE WITH BOOSTED OUTPUT

For applications that require high current adjustments such as a laser diode or a tunable laser，a boosted voltage source can be considered（see Figure 50）．


Figure 50．Programmable Boosted Voltage Source
In this circuit，the inverting input of the op amp forces Vout to be equal to the wiper voltage set by the digital potentiometer． The load current is then delivered by the supply via the N－channel FET（U3）．The N－Channel FET power handling must be adequate to dissipate $\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{I}_{\mathrm{L}}$ power．This circuit can source a maximum of 100 mA with a 33 V supply．

## HIGH ACCURACY DAC

It is possible to configure the AD5292 as a high accuracy DAC by optimizing the resolution of the device over a specific reduced voltage range．This is achieved by placing external resistors on either side of the RDAC，as shown in Figure 51. The improved $\pm 1 \%$ resistor tolerance specification greatly reduces error associated with matching to discrete resistors．

$$
\begin{equation*}
V_{\text {OUT }}(D)=\frac{R_{3}+\left(D / 1024 \times R_{A B}\right) \times V_{D D}}{R_{1}+\left({ }^{(1024-D) / 1024}\right) \times R_{A B}+R_{3}} \tag{8}
\end{equation*}
$$



## VARIABLE GAIN INSTRUMENTATION AMPLIFIER

The AD8221 in conjunction with the AD5292 and the ADG1207， as shown in Figure 52，make an excellent instrumentation amplifier for use in data acquisition systems．The data acquisi－ tion system＇s low distortion and low noise enable it to condition signals in front of a variety of ADCs．


Figure 52．Data Acquisition System
The gain can be calculated by using Equation 9 ．

$$
\begin{equation*}
G(D)=1+\frac{49.4 \mathrm{k} \Omega}{(D / 1024) \times R_{A B}} \tag{9}
\end{equation*}
$$

The configuration to reduce zipper noise is shown in Figure 53， and the results of using this configuration are shown in Figure 54. The input is ac－coupled by C 1 and attenuated down before feeding into the window comparator formed by U2，U3，and U4B．U6 is used to establish the signal zero reference．The upper limit of the comparator is set above its offset and，therefore，the output pulses high whenever the input falls between 2.502 V and 2.497 V （or 0.005 V window）in this example．This output is AND＇ed with the $\overline{\text { SYNC }}$ signal such that the AD5293 updates whenever the signal crosses the window．To avoid a constant update of the device，the $\overline{\mathrm{SYNC}}$ signal should be programmed as two pulses， rather than as one．

In Figure 54，the lower trace shows that the volume level changes
from a quarter－scale to full－scale when a signal change occurs near the zero－crossing window．

## AUDIO VOLUME CONTROL

The excellent THD performance and high voltage capability make the AD5291／AD5292 ideal for a digital volume control as an audio attenuator or gain amplifier．A typical problem in these systems is that a large step change in the volume level at any arbitrary time can lead to an abrupt discontinuity of the audio signal causing an audible zipper noise．To prevent this，a zero－crossing window detector can be inserted to the $\overline{\text { SYNC }}$ line to delay the device update until the audio signal crosses the window．Because the input signal can operate on top of any dc level rather than absolute 0 V level，zero－crossing in this case means the signal is ac－coupled，and the dc offset level is the signal zero reference point．


Figure 53．Audio Volume Control with Zipper Noise Reduction


Figure 54．Zipper Noise Detector

## AD5291／AD5292

㓦询＂AD5292BRUZ－20＂供应商

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO－153－AB－1

Figure 55．14－Lead Thin Shrink Small Outline Package［TSSOP］ （RU－14）
Dimensions shown in millimeters

| Model | R ${ }_{\text {AB }}(\mathrm{k} \Omega$ ） | Resolution | Memory | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5291BRUZ－20 ${ }^{1}$ | 20 | 256 | 20－TP | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14－Lead TSSOP | RU－14 |
| AD5291BRUZ－20－RL71 | 20 | 256 | 20－TP | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14－Lead TSSOP | RU－14 |
| AD5292BRUZ－20 ${ }^{1}$ | 20 | 1，024 | 20－TP | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14－Lead TSSOP | RU－14 |
| AD5292BRUZ－20－RL7 ${ }^{1}$ | 20 | 1，024 | 20－TP | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 14－Lead TSSOP | RU－14 |

[^5]| 查询＂AD5292BRUZ－20＂供应商 | AD5291／AD5292 |
| :--- | :---: | NOTES

## NOTES


[^0]:    ${ }^{1}$ The terms digital potentiometer and RDAC are used interchangeably.

[^1]:    ${ }^{1}$ All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
    ${ }^{2}$ Maximum SCLK frequency is 50 MHz ．
    ${ }^{3}$ Refer to $t_{12}$ and $t_{13}$ for RDAC register and memory commands operations．
    ${ }^{4}$ ReULL＿UP $=2.2 \mathrm{k} \Omega$ to $V_{\text {LOGIC，}}$ with a capacitance load of 168 pF ．
    ${ }^{5}$ Typical power supply voltage slew rate of $2 \mathrm{~ms} / \mathrm{V}$ ．

[^2]:    ${ }^{1} \mathrm{X}=$ don＇t care．
    ${ }^{2}$ In the AD5291，this bit is a don＇t care．

[^3]:    ${ }^{1}$ Wiper position frozen to value last programmed in 20－TP memory．Wiper is frozen to midscale if 20－TP memory has not been previously programmed．

[^4]:    ${ }^{1} \mathrm{X}=$ don＇t care．
    ${ }^{2}$ Allows the user to calculate the remaining spare memory locations．

[^5]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part．

