

REVISIONS																	
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED														

REV																	
SHEET																	
REV																	
SHEET																	
REV STATUS OF SHEETS	REV																
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

PMIC N/A	PREPARED BY <i>Todd Pleas</i>	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		
STANDARDIZED MILITARY DRAWING	CHECKED BY <i>Ray Monnia</i>	MICROCIRCUIT, BIPOLAR, BIDIRECTIONAL I/O PORT, MONOLITHIC SILICON		
	APPROVED BY <i>[Signature]</i>			
	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A	DRAWING APPROVAL DATE 25 MARCH 1988	SIZE A	CAGE CODE 67268
	REVISION LEVEL	SHEET 1 OF 16		

DESC FORM 193
SEP 87

U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129/60911


5962-E365

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device type. The device type shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	8X371	8-bit latched bidirectional I/O port

1.2.2 Case outline. The case outline shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
X	D-11 (24-lead, 1.250" x .410" x .225") dual-in-line package

1.3 Absolute maximum ratings.

Supply voltage - - - - -	+7.0 V dc maximum
Input voltage- - - - -	+5.5 V dc maximum
Storage temperature range- - - - -	-65°C to +150°C
Maximum power dissipation (P _D) 1/- - - - -	.825 W
Lead temperature (soldering, 10 seconds) - - - - -	+300°C
Thermal resistance, junction to case (θ _{JC}) - - - - -	See MIL-M-38510, appendix C
Junction temperature (T _J)- - - - -	+150°C

1.4 Recommended operating conditions.

Supply voltage - - - - -	4.5 V dc to 5.5 V dc
Case operating temperature range (T _C)- - - - -	-55°C to +125°C
Minimum high level input voltage (V _{IH}) - - - - -	+2.0 V dc
Maximum low level input voltage (V _{IL})- - - - -	+0.8 V dc

1/ Must withstand the added P_D due to short circuit tests; e.g., I_{OS}.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 2

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Truth tables. The truth tables shall be as specified on figure 2.

3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.4 Case outline. The case outline shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87576
		REVISION LEVEL	SHEET ³

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
Supply voltage	V _{CC}		1,2,3	4.5	5.5	V
High level input voltage	V _{IH}		1,2,3	2.0		V
Low level input voltage	V _{IL}		1,2,3		0.8	V
Input clamp voltage	V _{IC}	V _{CC} = 4.5 V I _I = -10 mA	1,2,3		-1.5	V
High level input current <u>1/</u>	I _{IH}	V _{CC} = 5.5 V V _{IH} = 2.7 V	1,2,3		100	μA
Low level input current <u>1/</u>	I _{IL}	V _{CC} = 5.5 V V _{IL} < 0.5 V	1,2,3		-550	μA
Low level output voltage IV bus (IV0-IV7) user bus (UD4-UD7)	V _{OL}	V _{CC} = 4.5 V I _{OL} = 16 mA	1,2,3		0.55	V
		V _{CC} = 4.5 V I _{OL} = 24 mA	1,2,3		0.55	V
High level output voltage	V _{OH}	V _{CC} = 4.5 V I _{OH} = -3.2 mA	1,2,3	2.4		V
Short circuit output current <u>2/</u> IV bus (IV0-IV7) UD bus (UD0-UD7)	I _{OS}	V _{CC} = 5.5 V	1,2,3	-20		mA
		V _{CC} = 5.5 V	1,2,3	-10		mA
Supply current	I _{CC}	V _{CC} = 5.5 V ME = UOC = V _{CC}	1,2,3		150	mA
Function test		See 4.3.1c <u>3/</u>	7,8			
Pulse widths:						
Clock high ↑ MCLK to + MCLK	t _{W1}	<u>3/</u>	9,10,11	30		ns
User input control + UIC to ↑UIC	t _{W2}	MCLK = High <u>3/</u>	9,10,11	35		ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 4

TABLE 1. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _c < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
Propagation delays:						
UD propagation delay UD to TV	t _{PD1}	MCLK = High RC = WC = ME = UIC = Low 3/	9,10,11		45	ns
UD clock delay † MCLK to TV	t _{PD2}	UD = Stable; RC = WC = ME = UIC = Low 3/			55	ns
UD input delay † UIC to TV	t _{PD3}	UD = Stable; MCLK = High RC = WC = ME = Low 3/			55	ns
TV data propagation delay IV to UD	t _{PD4}	MCLK = WC = UIC = High; ME = UOC = RC = Low 3/			45	ns
TV data clock delay † MCLK to UD	t _{PD5}	WC = UIC = High; IV = Stable 3/ ME = UOC = RC = Low			55	ns
Output enable timing:						
UD output enable † UOC to UD	t _{OE1}	UIC = High 3/			45	ns
UD input recovery † UIC to UD	t _{OE2}	UOC = Low 3/			45	ns
TV data master enable † ME to IV	t _{OE3}	WC = RC = Low 3/			45	ns
TV data read enable † RC to IV	t _{OE4}	WC = ME = Low 3/			45	ns
TV data write recovery † WC to IV	t _{OE5}	RC = ME = Low 3/			45	ns
Output disable timing:						
UD output disable † UOC to UD	t _{OD1}	UIC = High 3/			40	ns
UD input override † UIC to UD	t _{OD2}	UOC = Low 3/			45	ns
TV data master disable † ME to IV	t _{OD3}	WC = RC = Low 3/ 4/			40	ns
TV data read disable † RC to IV	t _{OD4}	WC = ME = Low 3/ 4/			40	ns
TV data write override † WC to IV	t _{OD5}	RC = ME = Low 3/ 4/			40	ns

See footnotes at end of table.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	Group A subgroups	Limits		Unit
				Min	Max	
Setup time:						
UD clock setup time UD to ↑ MCLK	t _{S1}	UTC = Low 3/	9,10,11	15		ns
UD setup time UD to ↑ UIC	t _{S2}	MCLK = High 3/		25		ns
User input control setup time ↑ UIC to ↑ MCLK	t _{S3}	3/		25		ns
IV data setup time IV to ↑ MCLK	t _{S4}	WC = UTC = High; ME = Low 3/		15		ns
IV master enable setup time ↑ ME to ↑ MCLK	t _{S5}	5/ WC = UTC = High 3/		20		ns
IV write control setup time ↑ WC to ↑ MCLK	t _{S6}	ME = Low; UTC = High 3/		40		ns
Hold times:						
UD clock hold time ↑ MCLK to UD	t _{H1}	UTC = Low 3/		20		ns
UD control hold time ↑ UIC to UD	t _{H2}	MCLK = High 3/		10		ns
User input control hold time ↑ MCLK to ↑ UIC	t _{H3}	3/		0		ns
IV data hold time ↑ MCLK to IV	t _{H4}	WC = UTC = High; ME = Low 3/	9 10,11	5 20		ns ns
IV master enable hold time ↑ MCLK to ↑ ME	t _{H5}	5/ WE = UTC = High 3/	9,10,11	0		ns
IV write control hold time ↑ MCLK to ↑ WC	t _{H6}	ME = Low; UTC = High 3/		0		ns

- 1/ The input current includes the three-state leakage current of the output driver on the data lines.
- 2/ Only one output may be shorted at a time.
- 3/ Test loading circuit and timing diagrams see figures 4 and 5.
- 4/ These parameters are measured with a capacitive loading of 50 pf and represent the output driver turn-off time.
- 5/ If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87576
		REVISION LEVEL	SHEET 6



Pin. no.	Identifier	Function
1-3	UD/-UDU	Three-state bidirectional user data (UD) bus. UDU corresponds to IVU.
9	\overline{UOC}	User output control-active low input to enable data output to UDU-UD7.
10	\overline{UIC}	User input control-active low input to enable data input from UDU-UD7.
11	\overline{ME}	Master enable-active low input to enable the IV bus for data input or data output, UD-bus operations are unaffected.
12	GND	Ground
13	MCLK	Master clock-active high input (from microcontroller) used to strobe data into data latches from the IV and UD buses.
14	\overline{RC}	Read control-active low input to enable data output to IV0-IV7.
15	WC	Write command-active high input (from microcontroller) to enable the writing of data into the data latches from the IV bus (provided UIC is not low).
16-23	IV0-IV7	Interface vector (input/output bus)-three-state bidirectional, microcontroller data bus, IVU corresponds to UDU.
24	VCC	+5 V power supply.

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 7

Functional operation

UD bus control

The user data (UD) bus interface is controlled by the \overline{UIC} and \overline{UOC} inputs. Data input to the UD bus is synchronous with MCLK, that is, with \overline{UIC} low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when \overline{UOC} is low and \overline{UIC} is high.

Input/output control of UD Bus

\overline{UIC}	\overline{UOC}	MCLK	function of UD bus
H	L	X	output
L	X	H	input data
L	X	L	inactive
H	H	X	inactive

X = don't care

Bus logic level

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note. A logic "1" in microcontroller software corresponds to a high level on the UD bus even though the IV bus is inverted). The device wakes up in the unselected state with all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

Input/output control of IV bus

\overline{ME}	\overline{RC}	WC	MCLK	\overline{UIC}	function of IV bus
L	L	L	X	X	output data
L	X	H	H	H	input data
L	H	L	X	X	inactive
L	X	H	X	L	inactive
L	X	H	L	H	inactive
H	X	X	X	X	inactive

IV bus control

Input/output control of the IV bus is shown above. This bus is controlled by \overline{RC} , WC, \overline{ME} , and MCLK. The IV bus is enabled for output (microcontroller read operation) when \overline{ME} , \overline{RC} , and WC are all low. Data is written into the data latches from the IV bus when \overline{ME} is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the IV bus are inhibited when \overline{UIC} is low; under all other conditions, the IV and UD busses operate independently. The microcontroller left bank (\overline{LB}) and right bank (\overline{RB}) outputs can control the \overline{ME} inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O port are to be connected to the same bank (\overline{LB} or \overline{RB}) of the microcontroller, selection of each device must be accomplished with external control logic to avoid bus conflicts.

FIGURE 2. Truth tables.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87576
		REVISION LEVEL	SHEET 8

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE 1987-549-096





FIGURE 3. Logic diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576	
		REVISION LEVEL	SHEET 9

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096




* Total equivalent load = fixed capacitance and test circuit capacitance.

FIGURE 4. Test loading circuits.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 10

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096



STATIC CONDITIONS:
 SC = WC = ME = Low; \overline{UIC} = High

LEGEND:

a. User data input timing

- = THREE-STATE
- = CHANGING DATA



NOTES:

1. The actual time for stable data on the \overline{IV} bus is the latest propagation from t_{PD1} , t_{PD2} , t_{PD3} .
2. The UD input must satisfy the setup-time requirements for both t_{S1} and t_{S2} .
3. Minimum hold-time required for the UD input is the earlier of the times specified by t_{H1} and t_{H2} .

FIGURE 5. Timing diagrams.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 11


LEGEND:




b. User data output timing

FIGURE 5. Timing diagrams - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576	
		REVISION LEVEL	SHEET 12



c. Microcontroller write cycle timing



*Parameter key microprocessor control signal	AC timing parameters	Static conditions
\overline{ME}	t_{0E3} t_{0D3}	SC = WC = Low
\overline{RC}	t_{0E4} t_{0D4}	SC = \overline{ME} = Low
SC	t_{0E5} t_{0D5}	\overline{RC} = \overline{ME} = Low

d. Microcontroller select cycle timing

FIGURE 5. Timing diagrams - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 13

3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7 and 8 tests sufficient to verify the truth tables.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 14

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,7,9
Group A test requirements (method 5005)	1,2,3,7,8,9, 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

* PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 15

查询"5962-8757601XX"供应商

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number ^{1/}	Replacement military specification part number
5962-8757601XX	18324	8X371/BXA	---

^{1/} Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

18324

Vendor name and address

Signetics Corporation
4130 South Market Court
Sacramento, CA 95834

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-87576
	REVISION LEVEL	SHEET 16

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096

011929