

SCLS412I - APRIL 1998 - REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 10 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LV574A...JOR W PACKAGE SN74LV574A...DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN74LV574A . . . RGY PACKAGE (TOP VIEW)



SN54LV574A . . . FK PACKAGE (TOP VIEW)



description/ordering information

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV574ARGYR	LV574A
	COIC DW	Tube of 25	SN74LV574ADW	11/5744
	SOIC – DW	Reel of 2000	SN74LV574ADWR	LV574A
	SOP - NS	Reel of 2000	SN74LV574ANSR	74LV574A
4000 1- 0500	SSOP – DB	Reel of 2000	SN74LV574ADBR	LV574A
–40°C to 85°C		Tube of 70	SN74LV574APW	
	TSSOP - PW	Reel of 2000	SN74LV574APWR	LV574A
		Reel of 250	SN74LV574APWT	
	TVSOP - DGV	Reel of 2000	SN74LV574ADGVR	LV574A
	VFBGA – GQN	Reel of 1000	SN74LV574AGQNR	LV574A
	CDIP – J	Tube of 20	SNJ54LV574AJ	SNJ54LV574AJ
−55°C to 125°C	CFP – W	Tube of 85	SNJ54LV574AW	SNJ54LV574AW
	LCCC – FK	Tube of 55	SNJ54LV574AFK	SNJ54LV574AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



1

SN54LV574A, SN74LV574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLSTATE APRIL 2005

description/ordering information (continued)

The 'LV574A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

terminal assignments


	1	2	3	4
Α	1D	1D OE		1Q
В	3D	3Q	2D	2Q
С	5D	4D	5Q	4Q
D	7D	7Q	6D	6Q
Ε	GND	8D	CLK	8Q

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	X	Χ	Z



logic diagram (positive logic)



Pin numbers shown are for the DB, DGV, DW, FK, J, NS, PW, RGY, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2)0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$)
Continuous output current, I_O ($V_O = 0$ to V_{CC})
Continuous current through V _{CC} or GND ±70 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package
(see Note 3): DGV package
(see Note 3): DW package
(see Note 3): GQN package
(see Note 3): NS package
(see Note 3): PW package
(see Note 4): RGY package
Storage temperature range, T _{stg} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN54LV574A, SN74LV574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS哲学的APRIL57998A 'A世际市内部PRIL 2005

recommended operating conditions (see Note 5)

			SN54L	V574A	SN74L	V574A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
l ,,	LPak Laval Sanat valta va	V _{CC} = 2.3 V to 2.7 V	V _{CC} ×0.7		V _{CC} ×0.7		V
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.7$		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		V _{CC} × 0.7		
		V _{CC} = 2 V		0.5		0.5	
l ,,	Law law Bandon Itan	V _{CC} = 2.3 V to 2.7 V		V _{CC} ×0.3		V _{CC} ×0.3] ,,
V _{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} ×0.3		V _{CC} ×0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} ×0.3		V _{CC} ×0.3	
VI	Input voltage		0	5.5	0	5.5	V
.,	O	High or low state	0	Vcc	0	Vcc	.,
VO	Output voltage	3-state	0	5.5	0	5.5	V
		V _{CC} = 2 V		-50		-50	μΑ
١.		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	25	-2		-2	
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	20%	-8		-8	mA
		V _{CC} = 4.5 V to 5.5 V	Q	-16		-16	
		V _{CC} = 2 V		50		50	μΑ
١.		V _{CC} = 2.3 V to 2.7 V		2		2	
lOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V		200		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		I .,	SN5	4LV574A		SN74	LV574A	١	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
VOH	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48			V
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8	N		3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		'Z'	0.1			0.1	
V - :	$I_{OL} = 2 \text{ mA}$	2.3 V		200	0.4			0.4	V
VOL	$I_{OL} = 8 \text{ mA}$	3 V	ć		0.44			0.44	V
	I _{OL} = 16 mA	4.5 V	30		0.55			0.55	
lį	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V	0%		±1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V	Q.		±5			±5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5			5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V		1.8			1.8		pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS412I - APRIL 1998 - REVISED APRIL 2005

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	DARAMETER			T _A = 25°C		SN54LV574A		/574A	
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	CLK high or low	7		7	100	7		ns
t _{su}	Setup time	High or low before CLK↑	5.5		5.5	MA	5.5		ns
t _h	Hold time	Data after CLK↑	2		2		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER		T _A = 25°C		SN54LV574A		SN74LV574A		LINUT
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	CLK high or low	5		5	10,01	5		ns
t _{su}	Setup time	High or low before CLK↑	3.5		3.5	110	3.5		ns
th	Hold time	Data after CLK↑	1.5		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	PARAMETER				SN54LV574A		SN74LV574A		LIMIT
	PARAWETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	CLK high or low	5		5	100	5		ns
t _{su}	Setup time	High or low before CLK↑	3.5		3.5	MA	3.5		ns
th	Hold time	Data after CLK↑	1.5		1,5		1.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

24244555	FROM	то	LOAD	T,	Δ = 25°C	;	SN54L\	/574A	SN74LV574A		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
,			C _L = 15 pF	60*	100*		50*		50		N 41 1-
f _{max}			C _L = 50 pF	50	85		40	1/2	40		MHz
t _{pd}	CLK	Q			9.6*	16.6*	1*	20*	1	20	
t _{en}	ŌĒ	Q	C _L = 15 pF		9.2*	16.1*	1* 6	19*	1	19	ns
^t dis	ŌĒ	Q			6.5*	12.8*	15	15*	1	15	
^t pd	CLK	Q			11.6	19.6	20	23	1	23	
t _{en}	ŌĒ	Q	0 50 5		10.9	19	& 1	22	1	22	
^t dis	ŌĒ	Q	$C_L = 50 pF$		8.4	17.5	1	20	1	20	ns
tsk(o)						2				2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV574A, SN74LV574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS#216 APRIL57998A 'RELINGERAPRIL 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L	V574A	SN74L\	/574A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C _L = 15 pF	80*	145*		65*		65		
f _{max}			C _L = 50 pF	50	120		45	2	45		MHz
^t pd	CLK	Q			6.8*	13.2*	1*	15.5*	1	15.5	
t _{en}	ŌE	Q	C _L = 15 pF		6.4*	12.8*	1*	15*	1	15	ns
^t dis	ŌĒ	Q			4.8*	13*	1*	15*	1	15	
^t pd	CLK	Q			8.1	16.7	3	19	1	19	
t _{en}	ŌĒ	Q	0 50 5		7.7	16.3	0 1	18.5	1	18.5	
^t dis	ŌE	Q	C _L = 50 pF		6.1	15	Q 1	17	1	17	ns
^t sk(o)						1.5				1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	LOAD T _A = 25°C		SN54LV574A		SN74L	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
,			C _L = 15 pF	130*	205*		110*		110		
f _{max}			C _L = 50 pF	85	175		75	2	75		MHz
^t pd	CLK	Q			4.8*	8.6*	1*	10*	1	10	
t _{en}	ŌE	Q	C _L = 15 pF		4.6*	9*	1*	10.5*	1	10.5	ns
^t dis	ŌE	Q]		3.5*	9*	1*	10.5*	1	10.5	
^t pd	CLK	Q			5.7	10.6	3	12	1	12	
t _{en}	ŌE	Q			5.5	11	0 1	12.5	1	12.5	
^t dis	ŌĒ	Q	C _L = 50 pF		4.1	10.1	Q 1	11.5	1	11.5	ns
t _{sk(o)}]			1				1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.


noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 6)

	DADAMETER		SN74LV574A		
	PARAMETER			MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.7	0.8	V
V _{OL} (V)	Quiet output, minimum dynamic VOL		-0.6	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		2.8		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 6: Characteristics are for surface-mount packages only.


operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS		VCC	TYP	UNIT	
Γ	C .	Power dissipation capacitance	Outputs enabled	$C_1 = 50 pF$	f = 10 MHz	3.3 V	20.4	pF
Cpd	Power dissipation capacitance	Outputs enabled	CL = 50 pr,	1 = 10 WITZ	5 V	23.8	þΓ	





PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV574ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574AGQNR	ACTIVE	BGA MI CROSTA R JUNI OR	GQN	20	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LV574ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574APWTE4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV574ARGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV574ARGYRG4	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV574AZQNR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

6-Dec-2006

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



DW (R-PDSO-G20)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.




THERMAL PAD MECHANICAL DATA RGY (R-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PQFP-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated