

# 3-Axis, $\pm 2 g/\pm 4 g/\pm 8 g/\pm 16 g$ **Ultralow Power Digital Accelerometer**

Preliminary Technical Data 0250

# **ADXL346**

# **FEATURES**

Ultralow power: as low as 35 µA in measurement mode and  $1 \mu A$  in standby mode at V<sub>s</sub> = 2.5 V (typical) Power consumption scales automatically with bandwidth **User-selectable resolution** Fixed 10-bit resolution Full resolution, where resolution increases with g range, up to 13-bit resolution at  $\pm 16 g$  (maintaining 4 mg/LSBscale factor in all g ranges) Patent pending, embedded memory management system with FIFO technology minimizes host processor load Single tap/double tap detection Activity/inactivity monitoring Free-fall detection Concurrent four- and six-position orientation detection Supply and I/O voltage range: 1.7 V to 2.75 V SPI (3- and 4-wire) and I<sup>2</sup>C digital interfaces Flexible interrupt modes mappable to either interrupt pin Measurement ranges selectable via serial command COM Bandwidth selectable via serial command Wide temperature range (-40°C to +85°C) 10,000 g shock survival Pb free/RoHS compliant Small and thin: 3 mm × 3 mm × 0.95 mm LGA package APPLICATIONS

Handsets **Medical instrumentation** Gaming and pointing devices Industrial instrumentation Personal navigation devices Hard disk drive (HDD) protection

# **GENERAL DESCRIPTION**


The ADXL346 is a small, thin, ultralow power, 3-axis accelerometer with high resolution (13-bit) measurement at up to  $\pm 16$  g. Digital output data is formatted as 16-bit twos complement and is accessible through either a SPI (3- or 4-wire) or I<sup>2</sup>C digital interface.

The ADXL346 is well suited for mobile device applications. It measures the static acceleration of gravity in tilt-sensing applications, as well as dynamic acceleration resulting from motion or shock. Its high resolution (4 mg/LSB) enables measurement of inclination changes less than 1.0°.

Several special sensing functions are provided. Activity and inactivity sensing detect the presence or lack of motion by comparing the acceleration on any axis with user-set thresholds. Tap sensing detects single and double taps in any direction. Freefall sensing detects if the device is falling. Orientation detection is capable of concurrent four- and six-position sensing and a user-selectable interrupt on orientation change for 2-D or 3-D applications. These functions can be mapped individually to either of two interrupt output pins. An integrated, patent pending memory management system with 32-level first in, first out (FIFO) buffer can be used to store data to minimize host processor activity and lower overall system power consumption.

Low power modes enable intelligent motion-based power management with threshold sensing and active acceleration measurement at extremely low power dissipation.

The ADXL346 is supplied in a small, thin,  $3 \text{ mm} \times 3 \text{ mm} \times$ 0.95 mm, 16-lead, plastic package.



# FUNCTIONAL BLOCK DIAGRAM

#### Rev. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No cense is granted by implication or otherwise under any patent or patent rights of Analog Devices. marks and registered trademarks are the property of their respective owners. See the last age for disclain ers.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2009 Analog Devices, Inc. All rights reserved.

# df.dzsc.com

# **TABLE OF CONTENTS**

Features
Applications1
General Description 1
Functional Block Diagram 1
Revision History
Specifications
Absolute Maximum Ratings 4
Thermal Resistance 4
ESD Caution 4
Pin Configuration and Function Descriptions5
Typical Performance Characteristics
Theory of Operation10
Power Sequencing10
Power Savings10
Serial Communications12
SPI12
I <sup>2</sup> C14
Interrupts16
FIFO

Self-Test 1	17
Register Map 1	19
Register Definitions2	20
Applications Information	25
Power Supply Decoupling2	25
Mechanical Considerations for Mounting	25
Tap Detection2	25
Improved Tap Detection2	26
Tap Sign	26
Threshold2	27
Link Mode2	27
Sleep Mode vs. Low Power Mode	27
Using Self-Test	27
Orientation Sensing2	28
Axes of Acceleration Sensitivity 2	29
Layout and Design Recommendations	30
Outline Dimensions	31
Ordering Guide	31

# **REVISION HISTORY**

6/09—Revision PrC: Updated Specifications and functional descriptions of Orientation, Tap Sign and Improved Tap.

4/09—Revision PrB: Updated Absolute Maximum Ratings table to reflect correct values for the ADXL346.

3/09—Revision PrA: Initial Version

# **SPECIFICATIONS**

 $T_A = 25^{\circ}$ C,  $V_S = 2.5$  V,  $V_{DD I/O} = 1.8$  V, acceleration = 0 g,  $C_S = 10 \mu$ F tantalum,  $C_{IO} = 0.1 \mu$ F, ODR = 800 Hz, unless otherwise noted.

Table 1. Specifications<sup>1</sup>

Parameter	Test Conditions	Min	Тур	Max	Unit
SENSOR INPUT	Each axis				
Measurement Range	User selectable		±2, ±4, ±8, ±2	16	g
Nonlinearity	Percentage of full scale		±0.5		%
Inter-Axis Alignment Error	5		±0.1		Degrees
Cross-Axis Sensitivity <sup>2</sup>			±1		%
OUTPUT RESOLUTION	Each axis				
All g Ranges	10-bit resolution		10		Bits
$\pm 2 q$ Range	Full resolution		10		Bits
$\pm 4 g$ Range	Full resolution		11		Bits
±8 g Range	Full resolution		12		Bits
$\pm 16 g$ Range	Full resolution		13		Bits
SENSITIVITY	Each axis		15		DIG
		230	256	282	LCP/c
Sensitivity at Xout, Yout, Zout	$\pm 2 g$ , 10-bit or full resolution			4.3	LSB/g
Scale Factor at Xour, Your, Zour	$\pm 2 g$ , 10-bit or full resolution	3.5	3.9		mg/LSB
Sensitivity at Xour, Your, Zour	$\pm 4 g$ , 10-bit resolution	115	128	141	LSB/g
Scale Factor at Xout, Yout, Zout	$\pm 4 g$ , 10-bit resolution	7.1	7.8	8.7	mg/LSB
Sensitivity at Xour, Your, Zour	$\pm 8 g$ , 10-bit resolution	57	64	71	LSB/g
Scale Factor at Xout, Yout, Zout	±8 g, 10-bit resolution	14.1	15.6	17.5	mg/LSB
Sensitivity at Xout, Yout, Zout	±16 g, 10-bit resolution	29	32	35	LSB/g
Scale Factor at Xout, Yout, Zout	±16 g, 10-bit resolution	28.6	31.2	34.5	mg/LSB
Sensitivity Change Due to Temperature			±0.01		%/°C
0 g OFFSET	Each axis				
0 g Output for Xout, Yout, Zout		-150		+150	m <i>g</i>
0 g Offset vs. Temperature for x-, y-, z-Axes			<±1.0		m <i>g/</i> °C
NOISE					
x-, y-Axes	ODR = 100 Hz for $\pm 2 g$ , 10-bit or full resolution		<1.0		LSB rms
z-Axis	ODR = 100 Hz for $\pm 2 g$ , 10-bit or full resolution		<1.5		LSB rms
OUTPUT DATA RATE AND BANDWIDTH	User selectable				
Output Data Rate (ODR) <sup>3</sup>		6.25		3200	Hz
SELF-TEST <sup>4</sup>					
Output Change in x-Axis		0.27		1.55	g
Output Change in y-Axis		-1.55		-0.27	g
Output Change in z-Axis		0.40		1.95	g
POWER SUPPLY					3
Operating Voltage Range (V <sub>s</sub> )		1.7	2.5	2.75	v
Interface Voltage Range (V <sub>DD I/O</sub> )		1.7	1.8	Vs	v
Supply Current	ODR ≥ 100 Hz	1.7	140	• 3	μA
Supply current	ODR < 10 Hz		35		μΑ
Standby Mode Leakage Current			55 1	10	•
Standby Mode Leakage Current	ODR = 3200 Hz			10	μA
Turn-On and Wake-Up Time <sup>5</sup>	0.0m = 3200 Hz		1.4		ms
TEMPERATURE		10			
Operating Temperature Range		-40		+85	°C
WEIGHT					
Device Weight			18		mg

<sup>1</sup> All minimum and maximum specifications are guaranteed. Typical specifications are not guaranteed.

 $^{\rm 2}$  Cross-axis sensitivity is defined as coupling between any two axes.

<sup>3</sup> Bandwidth is the -3 dB frequency and is half the output data rate, bandwidth = ODR/2.

<sup>4</sup> Self-test change is defined as the output (g) when the SELF\_TEST bit = 1 (in the DATA\_FORMAT register) minus the output (g) when the SELF\_TEST bit = 0 (in the DATA\_FORMAT register). Due to device filtering, the output reaches its final value after  $4 \times \tau$  when enabling or disabling self-test, where  $\tau = 1/(data rate)$ . The part needs to be in normal power operation (LOW\_POWER bit = 0 in BW\_RATE register) for self-test to operate correctly.

<sup>5</sup> Turn-on and wake-up times are determined by the user-defined bandwidth. At a 100 Hz data rate, the turn-on and wake-up times are each approximately 11.1 ms. For other data rates, the turn-on and wake-up times are each approximately  $\tau + 1.1$  in milliseconds, where  $\tau = 1/(data rate)$ .

# **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Parameter	Rating
Acceleration	
Any Axis, Unpowered	10,000 <i>g</i>
Any Axis, Powered	10,000 <i>g</i>
Vs	–0.3 V to +2.75 V
V <sub>DD I/O</sub>	–0.3 V to +2.75 V
Digital Pins	-0.3 V to V <sub>DD I/O</sub> + 0.3 V or 2.75 V, whichever is less
All Other Pins	–0.3 V to +2.75 V
Output Short-Circuit Duration (Any Pin to Ground)	Indefinite
Temperature Range	
Powered	-40°C to +105°C
Storage	-40°C to +105°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

#### Table 3. Package Characteristics

Package Type	θ <sub>JA</sub>	οις	<b>Device Weight</b>
16-Terminal LGA	150°C/W	85°C/W	18 mg


#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**Preliminary Technical Data** 

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	V <sub>DD I/O</sub>	Digital Interface Supply Voltage.
2	NC	Not Internally Connected.
3	NC	Not Internally Connected.
4	SCL/SCLK	Serial Communications Clock.
5	NC	Not Internally Connected.
6	SDA/SDI/SDIO	Serial Data (I <sup>2</sup> C)/Serial Data Input (SPI 4-Wire)/Serial Data Input and Output (SPI 3-Wire).
7	SDO/ALT ADDRESS	Serial Data Output (SPI 4-Wire)/Alternate I <sup>2</sup> C Address Select (I <sup>2</sup> C).
8	CS	Chip Select.
9	INT2	Interrupt 2 Output.
10	NC	Not Internally Connected.
11	INT1	Interrupt 1 Output.
12	GND	Must be connected to ground.
13	GND	Must be connected to ground.
14	Vs	Supply Voltage.
15	Reserved	Reserved. This pin must be connected to Vs.
16	GND	Must be connected to ground.

# **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 3. X-Axis Zero g Offset at 25°C,  $V_S = 2.5 V$ 




Figure 6. X-Axis Self-Test Response at 25°C, V<sub>s</sub> = 2.5 V




Figure 4. Y-Axis Zero g Offset at  $25^{\circ}$ C,  $V_{S} = 2.5 V$ 

**TBD** 

Figure 5. Z-Axis Zero g Offset at 25°C,  $V_s = 2.5 V$ 




Figure 7. Y-Axis Self-Test Response at  $25^{\circ}$ C,  $V_{s} = 2.5 V$ 



Figure 8. Z-Axis Self-Test Response at 25°C, V<sub>s</sub> = 2.5 V




Figure 9. X-Axis Zero g Offset Temperature Coefficient,  $V_S = 2.5 V$ 




Figure 12. X-Axis Zero g Offset vs. Temperature— Eight Parts Soldered to PCB, Vs = 2.5 V




Figure 10. Y-Axis Zero g Offset Temperature Coefficient,  $V_S = 2.5 V$ 




Figure 13. Y-Axis Zero g Offset vs. Temperature— Eight Parts Soldered to PCB, Vs = 2.5 V




Figure 11. Z-Axis Zero g Offset Temperature Coefficient,  $V_S = 2.5 V$ 

TBD

Figure 14. Z-Axis Zero g Offset vs. Temperature— Eight Parts Soldered to PCB, Vs = 2.5 V



Figure 15. X-Axis Sensitivity at 25°C,  $V_S = 2.5 V$ 




Figure 18. Supply Current at 25°C, 100 Hz Output Data Rate,  $V_{\rm S}$  = 2.5 V




Figure 16. Y-Axis Sensitivity at 25°C,  $V_S = 2.5 V$ 




Figure 19. Supply Current vs. Output Data Rate at  $25^{\circ}$ C—10 Parts, V<sub>5</sub> = 2.5 V




Figure 17. Z-Axis Sensitivity at 25°C,  $V_S = 2.5 V$ 

TBD

Figure 20. Supply Current vs. V<sub>s</sub> at 25°C




Figure 21. X-Axis Sensitivity Temperature Coefficient,  $V_S = 2.5 V$ 




Figure 24. X-Axis Sensitivity vs. Temperature— Eight Parts Soldered to PCB, Vs = 2.5 V




Figure 22. Y-Axis Sensitivity Temperature Coefficient,  $V_S = 2.5 V$ 



Figure 25. Y-Axis Sensitivity vs. Temperature— Eight Parts Soldered to PCB,  $V_s = 2.5 V$ 




Figure 23. Z-Axis Sensitivity Temperature Coefficient,  $V_S = 2.5 V$ 




Figure 26. Z-Axis Sensitivity vs. Temperature— Eight Parts Soldered to PCB,  $V_s = 2.5 V$ 

# **THEORY OF OPERATION**

The ADXL346 is a complete 3-axis acceleration measurement system with a selectable measurement range of  $\pm 2$  g,  $\pm 4$  g,  $\pm 8$  g, or  $\pm 16$  g. It measures both dynamic acceleration resulting from motion or shock and static acceleration, such as gravity, which allows the device to be used as a tilt sensor.

The sensor is a polysilicon surface-micromachined structure built on top of a silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against forces due to applied acceleration.

Deflection of the structure is measured using differential capacitors that consist of independent fixed plates and plates attached to the moving mass. Acceleration deflects the proof mass and unbalances the differential capacitor, resulting in a sensor output whose amplitude is proportional to acceleration. Phase-sensitive demodulation is used to determine the magnitude and polarity of the acceleration.

# **POWER SEQUENCING**

Power can be applied to  $V_S$  or  $V_{DD I/O}$  in any sequence without damaging the ADXL346. All possible power-on modes are summarized in Table 5. The interface voltage level is set with the interface supply voltage,  $V_{DD I/O}$ , which must be present to ensure that the ADXL346 does not create a conflict on the communication bus. For single-supply operation,  $V_{DD I/O}$  can be the same as the main supply,  $V_S$ . In a dual-supply application, however,  $V_{DD I/O}$  can differ from  $V_S$  to accommodate the desired interface voltage, as long as  $V_S$  is greater than or equal to  $V_{DD I/O}$ .

After  $V_s$  is applied, the device enters standby mode, where power consumption is minimized and the device waits for  $V_{DD \,I/O}$  to be applied and for the command to enter measurement mode to be received. (This command can be initiated by setting the measure bit in the POWER\_CTL register (Address 0x2D).) In addition, any register can be written to or read from to configure the part while the device is in standby mode. It is recommended to configure the device in standby mode and then to enable measurement mode. Clearing the measure bit returns the device to the standby mode.

#### Table 5. Power Sequencing

Condition	Vs	V <sub>DD1/0</sub>	Description
Power Off	Off	Off	The device is completely off, but there is a potential for a communication bus conflict.
Bus Disabled	On	Off	The device is on in standby mode, but communication is unavailable and will create a conflict on the communication bus. The duration of this state should be minimized during power-up to prevent a conflict.
Bus Enabled	Off	On	No functions are available, but the device will not create a conflict on the communication bus.
Standby or Measurement	On	On	At power-up, the device is in standby mode, awaiting a command to enter measurement mode, and all sensor functions are off. After the device is instructed to enter measurement mode, all sensor functions are available.

### **POWER SAVINGS**

#### **Power Modes**

The ADXL346 automatically modulates its power consumption in proportion to its output data rate, as outlined in Table 6. If additional power savings is desired, a lower power mode is available. In this mode, the internal sampling rate is reduced, allowing for power savings in the 12.5 Hz to 400 Hz data rate range at the expense of slightly greater noise. To enter low power mode, set the LOW\_POWER bit (Bit 4) in the BW\_RATE register (Address 0x2C). The current consumption in low power mode is shown in Table 7 for cases where there is an advantage to using low power mode. The current consumption values shown in Table 6 and Table 7 are for a V<sub>s</sub> of 2.5 V.

### Table 6. Typical Current Consumption vs. Data Rate

### $(T_A = 25^{\circ}C, V_S = 2.5 V, V_{DD I/O} = 1.8 V)$

Output Data Rate (Hz)	Bandwidth (Hz)	Rate Code	Ι <sub>DD</sub> (μΑ)
3200	1600	1111	140
1600	800	1110	90
800	400	1101	140
400	200	1100	140
200	100	1011	140
100	50	1010	140
50	25	1001	90
25	12.5	1000	60
12.5	6.25	0111	45
6.25	3.125	0110	35

Table 7. Typical Current Consumption vs. Data Rate, Low
Power Mode ( $T_A = 25^{\circ}C$ , $V_S = 2.5 V$ , $V_{DD 1/0} = 1.8 V$ )

Output Data Rate (Hz)	Bandwidth (Hz)	Rate Code	Ι <sub>DD</sub> (μΑ)
400	200	1100	90
200	100	1011	60
100	50	1010	45
50	25	1001	35
25	12.5	1000	35
12.5	6.25	0111	35

#### Auto Sleep Mode

Additional power can be saved if the ADXL346 automatically switches to sleep mode during periods of inactivity. To enable this feature, set the THRESH\_INACT register (Address 0x25) and the TIME\_INACT register (Address 0x26) each to a value that signifies inactivity (the appropriate value depends on the application), and then set the AUTO\_SLEEP bit and the link bit in the POWER\_CTL register (Address 0x2D). Current consumption at the sub-8 Hz data rates used in this mode is typically 35  $\mu$ A for a Vs of 2.5 V.

#### Standby Mode

For even lower power operation, standby mode can be used. In standby mode, current consumption is reduced to 1  $\mu$ A (typical). In this mode, no measurements are made. Standby mode is entered by clearing the measure bit (Bit 3) in the POWER\_CTL register (Address 0x2D). Placing the device into standby mode preserves the contents of FIFO.

# SERIAL COMMUNICATIONS

I<sup>2</sup>C and SPI digital communications are available. In both cases, the ADXL346 operates as a slave. I<sup>2</sup>C mode is enabled if the  $\overline{\text{CS}}$  pin is tied high to  $V_{\text{DD I/O}}$ . The  $\overline{\text{CS}}$  pin should always be tied high to  $V_{\text{DD I/O}}$  or be driven by an external controller because there is no default mode if the  $\overline{\text{CS}}$  pin is left unconnected. Therefore, not taking these precautions may result in an inability to communicate with the part. In SPI mode, the  $\overline{\text{CS}}$  pin is controlled by the bus master. In both SPI and I<sup>2</sup>C modes of operation, data transmitted from the ADXL346 to the master device should be ignored during writes to the ADXL346.

### SPI

For SPI, either 3- or 4-wire configuration is possible, as shown in the connection diagrams in Figure 27 and Figure 28. Clearing the SPI bit in the DATA\_FORMAT register (Address 0x31) selects 4-wire mode, whereas setting the SPI bit selects 3-wire mode. The maximum SPI clock speed is 5 MHz with 100 pF maximum loading, and the timing scheme follows clock polarity (CPOL) = 1 and clock phase (CPHA) = 1.

 $\overline{\text{CS}}$  is the serial port enable line and is controlled by the SPI master. This line must go low at the start of a transmission and high at the end of a transmission, as shown in Figure 29. SCLK is the serial port clock and is supplied by the SPI master. It is stopped high when  $\overline{\text{CS}}$  is high during a period of no transmission. SDI and SDO are the serial data input and output, respectively. Data should be sampled at the rising edge of SCLK.




Figure 27. 3-Wire SPI Connection Diagram

ADXL346		PROCESSOR	
<del>cs</del> (	<u>}(</u>	р опт	
SDI 🤇	<u>}(</u>	р опт	
SDO 🤇	}——<	) D IN	128
SCLK (	<u>}ر</u>	ο ουτ	08 167-028
5. 20 4 14/			

Figure 28. 4-Wire SPI Connection Diagram

To read or write multiple bytes in a single transmission, the multiple-byte bit, located after the R/W bit in the first byte transfer (MB in Figure 29 to Figure 31), must be set. After the register addressing and the first byte of data, each subsequent set of clock pulses (eight clock pulses) causes the ADXL346 to point to the next register for a read or write. This shifting continues until the clock pulses cease and  $\overline{CS}$  is deasserted. To perform reads or writes on different, nonsequential registers,  $\overline{CS}$  must be deasserted between transmissions and the new register must be addressed separately.

The timing diagram for 3-wire SPI reads or writes is shown in Figure 31. The 4-wire equivalents for SPI writes and reads are shown in Figure 29 and Figure 30, respectively.

#### Table 8. SPI Digital Input/Output Voltage

Parameter	Limit <sup>1</sup>	Unit
Digital Input Voltage		
Low Level Input Voltage (VIL)	$0.3  imes V_{\text{DD I/O}}$	V max
High Level Input Voltage (V⊮)	$0.7  imes V_{\text{DD I/O}}$	V min
Digital Output Voltage		
Low Level Output Voltage (V <sub>OL</sub> )	$0.2  imes V_{DD I/O}$	V max
High Level Output Voltage (V <sub>OH</sub> )	$0.8  imes V_{\text{DD I/O}}$	V min

<sup>1</sup> Limits based on characterization results, not production tested.


Table 9. SPI Timing $(T_A = 25^{\circ}C, V_S = 2.5 \text{ V}, V_{DD I/O} = 1.8 \text{ V})^1$						
Limit <sup>2, 3</sup>						
Parameter	Min	Max	Unit	Description		
f <sub>SCLK</sub>		5	MHz	SPI clock frequency		
tsclk	200		ns	1/(SPI clock frequency) mark-space ratio for the SCLK input is 40/60 to 60/40		
t <sub>DELAY</sub>	10		ns	CS falling edge to SCLK falling edge		
t <sub>quiet</sub>	10		ns	SCLK rising edge to $\overline{\text{CS}}$ rising edge		
t <sub>DIS</sub>		100	ns	CS rising edge to SDO disabled		
t <sub>cs,Dis</sub>	250		ns	CS deassertion between SPI communications		
ts	$0.4  imes t_{\text{SCLK}}$		ns	SCLK low pulse width (space)		
tм	$0.4  imes t_{\text{SCLK}}$		ns	SCLK high pulse width (mark)		
t <sub>sdo</sub>		95	ns	SCLK falling edge to SDO transition		
t <sub>setup</sub>	10		ns	SDI valid before SCLK rising edge		
thold	10		ns	SDI valid after SCLK rising edge		

<sup>1</sup> The  $\overline{CS}$ , SCLK, SDI, and SDO pins are not internally pulled up or down; they must be driven for proper operation.

<sup>2</sup> Limits based on characterization results, characterized with  $f_{SCLK} = 5$  MHz and bus load capacitance of 100 pF; not production tested.

<sup>3</sup> The timing values are measured corresponding to the input thresholds (V<sub>IL</sub> and V<sub>IH</sub>) given in Table 8.

# ADXL346







Figure 30. SPI 4-Wire Read



300

NOTES 1.  $t_{\text{SDO}}$  is only present during reads.

Figure 31. SPI 3-Wire Read/Write

8167-033

### I<sup>2</sup>C

With  $\overline{\text{CS}}$  tied high to V<sub>DD I/O</sub>, the ADXL346 is in I<sup>2</sup>C mode, requiring a simple 2-wire connection as shown in Figure 32. The ADXL346 conforms to the UM10204 I<sup>2</sup>C-Bus Specification and User Manual, Rev. 03-19 June 2007, available from NXP Semiconductor. It supports standard (100 kHz) and fast (400 kHz) data transfer modes if the parameters given in Table 10 and Table 11 are met. Single- or multiple-byte reads/writes are supported, as shown in Figure 33. With the ALT ADDRESS pin high, the 7-bit I<sup>2</sup>C address for the device is 0x1D, followed by the R/W bit. This translates to 0x3A for a write and 0x3B for a read. An alternate I<sup>2</sup>C address of 0x53 (followed by the R/ $\overline{W}$  bit) can be chosen by grounding the ALT ADDRESS pin (Pin 7). This translates to 0xA6 for a write and 0xA7 for a read.

If other devices are connected to the same I<sup>2</sup>C bus, the nominal operating voltage level of these other devices cannot exceed  $V_{DD I/O}$ by more than 0.3 V. External pull-up resistors, RP, are necessary for proper I<sup>2</sup>C operation. Refer to the UM10204 I<sup>2</sup>C-Bus Specification and User Manual, Rev. 03-19 June 2007, when selecting pull-up resistor values to ensure proper operation.

#### Table 10. I<sup>2</sup>C Digital Input/Output Voltage

Parameter	Limit <sup>1</sup>	Unit
Digital Input Voltage		
Low Level Input Voltage ( $V_{IL}$ )	$0.3  imes V_{\text{DD I/O}}$	V max
High Level Input Voltage (V <sub>IH</sub> )	$0.7  imes V_{DD I/O}$	V min
Digital Output Voltage		
Low Level Output Voltage (Vol) <sup>2</sup>	$0.2\times V_{\text{DD I/O}}$	V max

<sup>1</sup> Limits based on characterization results; not production tested.

 $^2$  The limit given is only for  $V_{\text{DD }\textsc{VO}}$  < 2 V. When  $V_{\text{DD }\textsc{VO}}$  > 2 V, the limit is 0.4 V max.




Figure 32. I<sup>2</sup>C Connection Diagram (Address 0x53)

SINGLE-BYTE WRITE															
MASTER		SLAVE ADDRESS + WRITE		REGISTER ADDRESS			DATA		STOP						
SLAVE			ACK		ACK			ACK							
MULTIPLE	-BYTE WR	ITE													
MASTER	START	SLAVE ADDRESS + WRITE		REGISTER ADDRESS			DATA			DATA		STOP			
SLAVE			ACK		ACK			ACK			ACK				
SINGLE-B	YTE READ														
MASTER	START	SLAVE ADDRESS + WRITE		REGISTER ADDRESS		START <sup>1</sup>	SLAVE ADDRESS	+ READ				NAC	STOP		
SLAVE			ACK		ACK				АСК	DATA					
MULTIPLE-BYTE READ															
MASTER	START	SLAVE ADDRESS + WRITE		REGISTER ADDRESS		START <sup>1</sup>	SLAVE ADDRESS	+ READ				ACK			NACK STOP
SLAVE			ACK		ACK				ACK	DATA				DATA	

#### NOTES

1. THIS START IS EITHER A RESTART OR A STOP FOLLOWED BY A START. 2. THE SHADED AREAS REPRESENT WHEN THE DEVICE IS LISTENING.

Figure 33. I<sup>2</sup>C Device Addressing

		Limit <sup>1, 2</sup>		
Parameter	Min	Max	Unit	Description
f <sub>SCL</sub>		400	kHz	SCL clock frequency
t <sub>1</sub>	2.5		μs	SCL cycle time
t <sub>2</sub>	0.6		μs	t <sub>нідн</sub> , SCL high time
t <sub>3</sub>	1.3		μs	t <sub>LOW</sub> , SCL low time
t4	0.6		μs	$t_{\text{HD},\text{STA}}$ , start/repeated start condition hold time
t <sub>5</sub>	100		ns	t <sub>su, DAT</sub> , data setup time
t <sub>6</sub> <sup>3, 4, 5, 6</sup>	0	0.9	μs	t <sub>HD, DAT</sub> , data hold time
t7	0.6		μs	t <sub>su, sta</sub> , setup time for repeated start
t <sub>8</sub>	0.6		μs	t <sub>su, sto</sub> , stop condition setup time
t9	1.3		μs	$t_{\mbox{\scriptsize BUF}}$ , bus-free time between a stop condition and a start condition
t <sub>10</sub>		300	ns	$t_{\mbox{\tiny R}}$ , rise time of both SCL and SDA when receiving
	0		ns	$t_{\mbox{\tiny R}}$ , rise time of both SCL and SDA when receiving or transmitting
t <sub>11</sub>		250	ns	$t_{\text{F}}$ , fall time of SDA when receiving
		300	ns	$t_{\mbox{\scriptsize F}}$ , fall time of both SCL and SDA when transmitting
	20 + 0.1 C	b <sup>7</sup>	ns	$t_{\mbox{\scriptsize F}},$ fall time of both SCL and SDA when transmitting or receiving
Cb		400	pF	Capacitive load for each bus line

Table 11. I<sup>2</sup>C Timing ( $T_A = 25^{\circ}$ C,  $V_S = 2.5$  V,  $V_{DD I/O} = 1.8$  V)

 $^{\rm 1}$  Limits based on characterization results, with  $f_{SCL}$  = 400 kHz and a 3 mA sink current; not production tested.

 $^{2}$  All values referred to the  $V_{I\!H}$  and the  $V_{I\!L}$  levels given in Table 10.

<sup>3</sup> t<sub>6</sub> is the data hold time that is measured from the falling edge of SCL. It applies to data in transmission and acknowledge.

<sup>4</sup> A transmitting device must internally provide an output hold time of at least 300 ns for the SDA signal (with respect to V<sub>IH(min)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

 $^{\scriptscriptstyle 5}$  The maximum  $t_6$  value must be met only if the device does not stretch the low period (t\_3) of the SCL signal.

<sup>6</sup> The maximum value for  $t_6$  is a function of the clock low time ( $t_3$ ), the clock rise time ( $t_{10}$ ), and the minimum data setup time ( $t_{5(min)}$ ). This value is calculated as  $t_{6(max)} = t_3 - t_{10} - t_{5(min)}$ . <sup>7</sup>  $C_6$  is the total capacitance of one bus line in picofarads.




Figure 34. I<sup>2</sup>C Timing Diagram

### **INTERRUPTS**

The ADXL346 provides two output pins for driving interrupts: INT1 and INT2. Each interrupt function is described in detail in this section. All functions can be used simultaneously, with the only limiting feature being that some functions may need to share interrupt pins.

Interrupts are enabled by setting the appropriate bit in the INT\_ENABLE register (Address 0x2E) and are mapped to either the INT1 or INT2 pin based on the contents of the INT\_MAP register (Address 0x2F). It is recommended that interrupt bits be configured with the interrupts disabled, preventing interrupts from being accidentally triggered during configuration. This can be done by writing a value of 0x00 to the INT\_ENABLE register.

Clearing interrupts is performed either by reading the data registers (Address 0x32 to Address 0x37) until the interrupt condition is no longer valid for the data-related interrupts or by reading the INT\_SOURCE register (Address 0x30) for the remaining interrupts. This section describes the interrupts that can be set in the INT\_ENABLE register and monitored in the INT\_SOURCE register.

#### DATA\_READY

The DATA\_READY bit is set when new data is available and is cleared when no new data is available.

#### SINGLE\_TAP

The SINGLE\_TAP bit is set when a single acceleration event that is greater than the value in the THRESH\_TAP register (Address 0x1D) occurs for less time than is specified in the DUR register (Address 0x21).

### DOUBLE\_TAP

The DOUBLE\_TAP bit is set when two acceleration events that are greater than the value in the THRESH\_TAP register (Address 0x1D) occur for less time than is specified in the DUR register (Address 0x21), with the second tap starting after the time specified by the latent register (Address 0x22) but within the time specified in the window register (Address 0x23). See the Tap Detection section for more details.

### Activity

The activity bit is set when acceleration greater than the value stored in the THRESH\_ACT register (Address 0x24) is experienced.

#### Inactivity

The inactivity bit is set when acceleration of less than the value stored in the THRESH\_INACT register (Address 0x25) is experienced for more time than is specified in the TIME\_INACT register (Address 0x26). The maximum value for TIME\_INACT is 255 sec.

#### FREE\_FALL

The FREE\_FALL bit is set when acceleration of less than the value stored in the THRESH\_FF register (Address 0x28) is

experienced for more time than is specified in the TIME\_FF register (Address 0x29). The FREE\_FALL interrupt differs from the inactivity interrupt as follows: all axes always participate, the timer period is much smaller (1.28 sec maximum), and the mode of operation is always dc-coupled.

#### Watermark

The watermark bit is set when the number of samples in FIFO equals the value stored in the samples bits (Register FIFO\_CTL, Address 0x38). The watermark bit is cleared automatically when FIFO is read, and the content returns to a value below the value stored in the samples bits.

#### Overrun

The overrun bit is set when new data replaces unread data. The precise operation of the overrun function depends on the FIFO mode. In bypass mode, the overrun bit is set when new data replaces unread data in the DATAX, DATAY, and DATAZ registers (Address 0x32 to Address 0x37). In all other modes, the overrun bit is set when FIFO is filled. The overrun bit is automatically cleared when the contents of FIFO are read.

#### Orientation

The orientation bit is set when the orientation of the accelerometer changes from a valid orientation to different valid orientation. An interrupt is not generated, however, if the orientation of the accelerometer changes from a valid orientation to an invalid orientation, or from a valid orientation to an invalid orientation and then back to the same valid orientation. An invalid orientation is defined as an orientation within the dead zone, or region of hysteresis. This region helps to prevent rapid orientation change due to noise when the accelerometer orientation is close to the boundary between two valid orientations.

The orientations that are valid for the interrupt depends on which mode, 2-D or 3-D, is linked to the orientation interrupt. The mode is selected with the INT\_3D bit in the ORIENT\_CONF register (Address 0x3B). Refer to the Register 0x3B—ORIENT\_CONF (Read/Write) section for more details on how to enable the orientation interrupt.

# FIFO

The ADXL346 contains patent pending technology for an embedded memory management system with 32-level FIFO that can be used to minimize host processor burden. This buffer has four modes: bypass, FIFO, stream, and trigger (see Table 20). Each mode is selected by the settings of the FIFO\_MODE bits in the FIFO\_CTL register (Address 0x38).

#### **Bypass Mode**

In bypass mode, FIFO is not operational and, therefore, remains empty.

### FIFO Mode

In FIFO mode, data from measurements of the x-, y-, and z-axes are stored in FIFO. When the number of samples in FIFO equals the level specified in the samples bits of the FIFO\_CTL register (Address 0x38), the watermark interrupt is set. FIFO

continues accumulating samples until it is full (32 samples from measurements of the x-, y-, and z-axes) and then stops collecting data. After FIFO stops collecting data, the device continues to operate; therefore, features such as tap detection can be used after FIFO is full. The watermark interrupt continues to occur until the number of samples in FIFO is less than the value stored in the samples bits of the FIFO\_CTL register.

### Stream Mode

In stream mode, data from measurements of the x-, y-, and zaxes are stored in FIFO. When the number of samples in FIFO equals the level specified in the samples bits of the FIFO\_CTL register (Address 0x38), the watermark interrupt is set. FIFO continues accumulating samples and holds the latest 32 samples from measurements of the x-, y-, and z-axes, discarding older data as new data arrives. The watermark interrupt continues occurring until the number of samples in FIFO is less than the value stored in the samples bits of the FIFO\_CTL register.

### Trigger Mode

In trigger mode, FIFO accumulates samples, holding the latest 32 samples from measurements of the x-, y-, and z-axes. After a trigger event occurs and an interrupt is sent to the INT1 or INT2 pin (determined by the trigger bit in the FIFO\_CTL register), FIFO keeps the last n samples (where n is the value specified by the samples bits in the FIFO\_CTL register) and then operates in FIFO mode, collecting new samples only when FIFO is not full. A delay of at least 5 µs should be present between the trigger event occurring and the start of reading data from the FIFO to allow the FIFO to discard and retain the necessary samples. Additional trigger events cannot be recognized until the trigger mode is reset. To reset the trigger mode, set the device to bypass mode and then set the device back to trigger mode. Note that the FIFO data should be read first because placing the device into bypass mode clears FIFO.

### **Retrieving Data from FIFO**

The FIFO data is read through the DATAX, DATAY, and DATAZ registers (Address 0x32 to Address 0x37). When the FIFO is in FIFO, stream, or trigger mode, reads to the DATAX, DATAY, and DATAZ registers read data stored in the FIFO. Each time data is read from the FIFO, the oldest x-, y-, and z-axes data are placed into the DATAX, DATAY and DATAZ registers.

If a single-byte read operation is performed, the remaining bytes of data for the current FIFO sample are lost. Therefore, all axes of interest should be read in a burst (or multiple-byte) read operation. To ensure that the FIFO has completely popped (that is, that new data has completely moved into the DATAX, DATAY, and DATAZ registers), there must be at least 5  $\mu$ s between the end of reading the data registers and the start of a new read of the FIFO or a read of the FIFO\_STATUS register (Address 0x39). The end of reading a data register is signified by the transition from Register 0x37 to Register 0x38 or by the  $\overline{\text{CS}}$  pin going high.

For SPI operation at 1.6 MHz or less, the register addressing portion of the transmission is a sufficient delay to ensure that

the FIFO has completely popped. For SPI operation greater than 1.6 MHz, it is necessary to deassert the  $\overline{\text{CS}}$  pin to ensure a total delay of 5 µs; otherwise, the delay will not be sufficient. The total delay necessary for 5 MHz operation is at most 3.4 µs. This is not a concern when using I<sup>2</sup>C mode because the communication rate is low enough to ensure a sufficient delay between FIFO reads.

### SELF-TEST

The ADXL346 incorporates a self-test feature that effectively tests its mechanical and electronic systems simultaneously. When the self-test function is enabled (via the SELF\_TEST bit in the DATA\_FORMAT register, Address 0x31), an electrostatic force is exerted on the mechanical sensor. This electrostatic force moves the mechanical sensing element in the same manner as acceleration, and it is additive to the acceleration experienced by the device. This added electrostatic force results in an output change in the x-, y-, and z-axes. Because the electrostatic force is proportional to  $V_{s}^{2}$ , the output change varies with  $V_{s}$ . This effect is shown in Figure 35. The scale factors shown in Table 12 can be used to adjust the expected self-test output limits for different supply voltages, Vs. The self-test feature of the ADXL346 also exhibits a bimodal behavior. However, the limits shown in Table 1 and Table 13 to Table 16 are valid for both potential selftest values due to bimodality. Use of the self-test feature at data rates less than 100 Hz may yield values outside these limits. Therefore, the part should be placed into a data rate of 100 Hz or greater when using self-test. The part also needs to be in normal power operation (LOW\_POWER bit = 0 in BW\_RATE register, Address 0x2C) for self-test to operate correctly.




Figure 35. Self-Test Output Change Limits vs. Supply Voltage

Table 12. Self-Test Output Scale Factors for Different Supply
Voltages, Vs

Supply Voltage, Vs	X-, y-Axes	Z-Axis
1.70 V	TBD	TBD
1.80 V	TBD	TBD
2.00 V	TBD	TBD
2.50 V	1.00	1.00
2.75 V	TBD	TBD

Tał	ole 13. S	Self-T	est Outpu	t in LSB for ±	2 g, 10-Bit or Fu	ıll
-		<i>(</i>				

Resolution ( $T_A = 25^{\circ}C$ , $V_S = 2.5 V$ , $V_{DD I/O} = 1.8 V$ )					
Axis	Min	Max	Unit		
Х	62	437	LSB		
Y	-437	-62	LSB		
Z	92	550	LSB		

Table 14. Self-Test Output in LSB for  $\pm 4 g$ , 10-Bit Resolution (T<sub>A</sub> = 25°C, V<sub>S</sub> = 2.5 V, V<sub>DD I/O</sub> = 1.8 V)

$(1x - 25 \text{ C}, \sqrt{5} - 2.5 \text{ V}, \sqrt{5} \text{ D} 1/6 - 1.6 \text{ V})$					
Axis	Min	Max	Unit		
Х	31	219	LSB		
Y	-219	-31	LSB		
Z	46	275	LSB		

Table 15. Self-Test Output in LSB for  $\pm 8 g$ , 10-Bit Resolution

$(T_A = 25^{\circ}C, V_S = 2.5 V, V_{DD I/O} = 1.8 V)$					
Axis	Min	Max	Unit		
Х	15	109	LSB		
Y	-109	-15	LSB		
Z	23	138	LSB		

Table 16. Self-Test Output in LSB for  $\pm 16 g$ , 10-Bit Resolution (T<sub>4</sub> = 25°C, V<sub>5</sub> = 2.5 V, V<sub>DD 1/2</sub> = 1.8 V)

Axis	Min	Max	Unit
Х	8	54	LSB
Υ	-54	-8	LSB
Z	12	68	LSB

# **REGISTER MAP**

Table 17. Register Map

Address					
Hex	Dec	Name	Туре	<b>Reset Value</b>	Description
0x00	0	DEVID	R	11100101	Device ID.
0x01 to	1 to	Reserved			Reserved. Do not access.
0x1C	28				
0x1D	29	THRESH_TAP	R/W	0000000	Tap threshold.
0x1E	30	OFSX	R/W	00000000	X-axis offset.
0x1F	31	OFSY	R/W	00000000	Y-axis offset.
0x20	32	OFSZ	R/W	0000000	Z-axis offset.
0x21	33	DUR	R/W	00000000	Tap duration.
0x22	34	Latent	R/W	00000000	Tap latency.
0x23	35	Window	R/W	00000000	Tap window.
0x24	36	THRESH_ACT	R/W	00000000	Activity threshold.
0x25	37	THRESH_INACT	R/W	00000000	Inactivity threshold.
0x26	38	TIME_INACT	R/W	00000000	Inactivity time.
0x27	39	ACT_INACT_CTL	R/W	00000000	Axis enable control for activity and inactivity detection.
0x28	40	THRESH_FF	R/W	00000000	Free-fall threshold.
0x29	41	TIME_FF	R/W	00000000	Free-fall time.
0x2A	42	TAP_AXES	R/W	00000000	Axis control for single tap/double tap.
0x2B	43	ACT_TAP_STATUS	R	00000000	Source of single tap/double tap.
0x2C	44	BW_RATE	R/W	00001010	Data rate and power mode control.
0x2D	45	POWER_CTL	R/W	00000000	Power-saving features control.
0x2E	46	INT_ENABLE	R/W	00000000	Interrupt enable control.
0x2F	47	INT_MAP	R/W	00000000	Interrupt mapping control.
0x30	48	INT_SOURCE	R	00000010	Source of interrupts.
0x31	49	DATA_FORMAT	R/W	00000000	Data format control.
0x32	50	DATAX0	R	00000000	X-Axis Data 0.
0x33	51	DATAX1	R	00000000	X-Axis Data 1.
0x34	52	DATAY0	R	0000000	Y-Axis Data 0.
0x35	53	DATAY1	R	0000000	Y-Axis Data 1.
0x36	54	DATAZ0	R	00000000	Z-Axis Data 0.
0x37	55	DATAZ1	R	00000000	Z-Axis Data 1.
0x38	56	FIFO_CTL	R/W	00000000	FIFO control.
0x39	57	FIFO_STATUS	R	00000000	FIFO status.
0x3A	58	TAP_SIGN	R	00000000	Sign and source for single tap/double tap
0x3B	59	ORIENT_CONF	R/W	0000000	Orientation configuration
0x3C	60	Orient	R	0000000	Orientation status

### **REGISTER DEFINITIONS**

#### Register 0x00—DEVID (Read Only)

D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	0	1	1	0

The DEVID register holds a fixed device ID code of 0xE6 (346 octal).

#### Register 0x1D—THRESH\_TAP (Read/Write)

The THRESH\_TAP register is eight bits and holds the threshold value for tap interrupts. The data format is unsigned, so the magnitude of the tap event is compared with the value in THRESH\_TAP for normal tap detection. For information on improved tap detection, refer to the Improved Tap Detection section. The scale factor is 62.5 mg/LSB (that is, 0xFF = +16 g). A value of 0 may result in undesirable behavior if single tap/ double tap interrupts are enabled.

#### *Register* 0x1E, *Register* 0x1F, *Register* 0x20—OFSX, OFSY, OFSZ (*Read/Write*)

The OFSX, OFSY, and OFSZ registers are each eight bits and offer user-set offset adjustments in twos complement format with a scale factor of 15.6 mg/LSB (that is, 0x7F = +2 g).

#### Register 0x21—DUR (Read/Write)

The DUR register is eight bits and contains an unsigned time value representing the maximum time that an event must be above the THRESH\_TAP threshold to qualify as a tap event. For information on improved tap detection, refer to the Improved Tap Detection section. The scale factor is  $625 \ \mu s/LSB$ . A value of 0 disables the single tap/double tap functions.

#### Register 0x22—Latent (Read/Write)

The latent register is eight bits and contains an unsigned time value representing the wait time from the detection of a tap event to the start of the time window (defined by the window register) during which a possible second tap event can be detected. For information on improved tap detection, refer to the Improved Tap Detection section. The scale factor is 1.25 ms/LSB. A value of 0 disables the double tap function.

#### Register 0x23—Window (Read/Write)

The window register is eight bits and contains an unsigned time value representing the amount of time after the expiration of the latency time (determined by the latent register) during which a second valid tap can begin. For information on improved tap detection, refer to the Improved Tap Detection section. The scale factor is 1.25 ms/LSB. A value of 0 disables the double tap function.

#### Register 0x24—THRESH\_ACT (Read/Write)

The THRESH\_ACT register is eight bits and holds the threshold value for detecting activity. The data format is unsigned, so the magnitude of the activity event is compared with the value in the THRESH\_ACT register. The scale factor is 62.5 mg/LSB. A value of 0 may result in undesirable behavior if the activity interrupt is enabled.

#### Register 0x25—THRESH\_INACT (Read/Write)

The THRESH\_INACT register is eight bits and holds the threshold value for detecting inactivity. The data format is unsigned, so the magnitude of the inactivity event is compared with the value in the THRESH\_INACT register. The scale factor is 62.5 mg/LSB. A value of 0 may result in undesirable behavior if the inactivity interrupt is enabled.

#### Register 0x26—TIME\_INACT (Read/Write)

The TIME\_INACT register is eight bits and contains an unsigned time value representing the amount of time that acceleration must be less than the value in the THRESH\_INACT register for inactivity to be declared. The scale factor is 1 sec/LSB. Unlike the other interrupt functions, which use unfiltered data (see the Threshold section), the inactivity function uses filtered output data. At least one output sample must be generated for the inactivity interrupt to be triggered. This results in the function appearing unresponsive if the TIME\_INACT register is set to a value less than the time constant of the output data rate. A value of 0 results in an interrupt when the output data is less than the value in the THRESH\_INACT register.

#### Register 0x27—ACT\_INACT\_CTL (Read/Write)

D7	D6	D5	D4
ACT ac/dc	ACT_X enable	ACT_Y enable	ACT_Z enable
D3	D2	D1	D0
INACT ac/dc	INACT_X enable	INACT_Y enable	INACT_Z enable

#### ACT AC/DC and INACT AC/DC Bits

A setting of 0 selects dc-coupled operation, and a setting of 1 enables ac-coupled operation. In dc-coupled operation, the current acceleration magnitude is compared directly with THRESH\_ACT and THRESH\_INACT to determine whether activity or inactivity is detected.

In ac-coupled operation for activity detection, the acceleration value at the start of activity detection is taken as a reference value. New samples of acceleration are then compared to this reference value, and if the magnitude of the difference exceeds the THRESH\_ACT value, the device triggers an activity interrupt.

Similarly, in ac-coupled operation for inactivity detection, a reference value is used for comparison and is updated whenever the device exceeds the inactivity threshold. After the reference value is selected, the device compares the magnitude of the difference between the reference value and the current acceleration with THRESH\_INACT. If the difference is less than the value in THRESH\_INACT for the time in TIME\_INACT, the device is considered inactive and the inactivity interrupt is triggered.

#### ACT\_x Enable Bits and INACT\_x Enable Bits

A setting of 1 enables x-, y-, or z-axis participation in detecting activity or inactivity. A setting of 0 excludes the selected axis from participation. If all axes are excluded, the function is disabled.

### Register 0x28—THRESH\_FF (Read/Write)

The THRESH\_FF register is eight bits and holds the threshold value, in unsigned format, for free-fall detection. The root-sum-square (RSS) value of all axes is calculated and compared with the value in THRESH\_FF to determine if a free-fall event occurred. The scale factor is 62.5 mg/LSB. Note that a value of 0 mg may result in undesirable behavior if the free-fall interrupt is enabled. Values between 300 mg and 600 mg (0x05 to 0x09) are recommended.

#### Register 0x29—TIME\_FF (Read/Write)

The TIME\_FF register is eight bits and stores an unsigned time value representing the minimum time that the RSS value of all axes must be less than THRESH\_FF to generate a free-fall interrupt. The scale factor is 5 ms/LSB. A value of 0 may result in undesirable behavior if the free-fall interrupt is enabled. Values between 100 ms and 350 ms (0x14 to 0x46) are recommended.

#### Register 0x2A—TAP\_AXES (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	Improved tap	Suppress	TAP_X enable	TAP_Y enable	TAP_Z enable

#### **Improved Tap Bit**

The improved tap bit is used to enable improved tap detection. This mode of operation improves tap detection by performing an ac-coupled differential comparison of the output acceleration data. The improved tap detection is performed on the same output data available in the DATAX, DATAY and DATAZ registers. Due to the dependency on the output data rate and the ac-coupled differential measurement, the threshold and timing values for single taps and double taps need to be adjusted for improved tap detection. For further explanation of improved tap detection, refer to the Improved Tap Detection section.

#### Suppress Bit

Setting the suppress bit suppresses double tap detection if acceleration greater than the value in THRESH\_TAP is present between taps. See the Tap Detection section for more details.

### TAP\_x Enable Bits

A setting of 1 in the TAP\_X enable, TAP\_Y enable, or TAP\_Z enable bit enables x-, y-, or z-axis participation in tap detection. A setting of 0 excludes the selected axis from participation in tap detection.

Register 0x2B—ACT_	ΤΑΡ	STATUS	(Read	Only)
negister unzb-nei		517105	Incuu	uny,

D7	D6	D5	D4	D3	D2	D1	D0
0	ACT_X	ACT_Y	ACT_Z	Asleep	TAP_X	TAP_Y	TAP_Z
	source	source	source		source	source	source

#### ACT\_x Source and TAP\_x Source Bits

These bits indicate the first axis involved in a tap or activity event. A setting of 1 corresponds to involvement in the event, and a setting of 0 corresponds to no involvement. When new data is available, these bits are not cleared but are overwritten by the new data. The ACT\_TAP\_STATUS register should be read before clearing the interrupt. Disabling an axis from participation clears the corresponding source bit when the next activity or single tap/double tap event occurs.

#### Asleep Bit

A setting of 1 in the asleep bit indicates that the part is asleep, and a setting of 0 indicates that the part is not asleep. See the Register 0x2D—POWER\_CTL (Read/Write) section for more information on autosleep mode.

#### Register 0x2C—BW\_RATE (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	LOW_POWER		Ra	nte			

#### LOW\_POWER Bit

A setting of 0 in the LOW\_POWER bit selects normal operation, and a setting of 1 selects reduced power operation, which has somewhat higher noise (see the Power Modes section for details).

#### **Rate Bits**

These bits select the device bandwidth and output data rate (see Table 6 and Table 7 for details). The default value is 0x0A, which translates to a 100 Hz output data rate. An output data rate should be selected that is appropriate for the communication protocol and frequency selected. Selecting too high of an output data rate with a low communication speed results in samples being discarded.

#### Register 0x2D—POWER\_CTL (Read/Write)

						-/		
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	Link	AUTO_SLEEP	Measure	Sleep	Wak	eup

#### Link Bit

A setting of 1 in the link bit with both the activity and inactivity functions enabled delays the start of the activity function until inactivity is detected. After activity is detected, inactivity detection begins, preventing the detection of activity. This bit serially links the activity and inactivity functions. When this bit is set to 0, the inactivity and activity functions are concurrent. Additional information can be found in the Link Mode section.

When clearing the link bit, it is recommended that the part be placed into standby mode and then set back to measurement mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the link bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

# AUTO\_SLEEP Bit

If the link bit is set, a setting of 1 in the AUTO\_SLEEP bit sets the ADXL346 to switch to sleep mode when inactivity is detected (that is, when acceleration has been below the THRESH\_INACT value for at least the time indicated by TIME\_INACT). A setting of 0 disables automatic switching to sleep mode. See the description of the sleep bit in this section for more information.

When clearing the AUTO\_SLEEP bit, it is recommended that the part be placed into standby mode and then set back to measure-

ment mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the AUTO\_SLEEP bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

#### **Measure Bit**

A setting of 0 in the measure bit places the part into standby mode, and a setting of 1 places the part into measurement mode. The ADXL346 powers up in standby mode with minimum power consumption.

#### **Sleep Bit**

A setting of 0 in the sleep bit puts the part into the normal mode of operation, and a setting of 1 places the part into sleep mode. Sleep mode suppresses DATA\_READY, stops transmission of data to FIFO, and switches the sampling rate to one specified by the wakeup bits. In sleep mode, only the activity function can be used.

When clearing the sleep bit, it is recommended that the part be placed into standby mode and then set back to measurement mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the sleep bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

#### Wakeup Bits

These bits control the frequency of readings in sleep mode as described in Table 18.

#### Table 18. Frequency of Readings in Sleep Mode

Setting		
D1	D0	Frequency (Hz)
0	0	8
0	1	4
1	0	2
1	1	1

#### *Register 0x2E—INT\_ENABLE (Read/Write)*

D7	D6	D5	D4
DATA_READY	SINGLE_TAP	DOUBLE_TAP	Activity
D3	D2	D1	D0
Inactivity	FREE_FALL	Watermark	Overrun/ orientation

Setting bits in this register to a value of 1 enables their respective functions to generate interrupts, whereas a value of 0 prevents the functions from generating interrupts. The DATA\_READY, watermark, and overrun bits enable only the interrupt output; the functions are always enabled. It is recommended that interrupts be configured before enabling their outputs.

# Register 0x2F—INT\_MAP (Read/Write)

negister exa			
D7	D6	D5	D4
DATA_READY	SINGLE_TAP	DOUBLE_TAP	Activity
D3	D2	D1	D0
Inactivity	FREE_FALL	Watermark	Overrun/
			orientation

Any bits set to 0 in this register send their respective interrupts to the INT1 pin, whereas bits set to 1 send their respective interrupts to the INT2 pin. All selected interrupts for a given pin are ORed.

### *Register 0x30—INT\_SOURCE (Read Only)*

Register 0x30-	register 0x30—INT_300ACE (Redd Olliy)									
D7	D6	D5	D4							
DATA_READY	SINGLE_TAP	DOUBLE_TAP	Activity							
D3	D2	D1	D0							
Inactivity	FREE_FALL	Watermark	Overrun/ orientation							

Bits set to 1 in this register indicate that their respective functions have triggered an event, whereas a value of 0 indicates that the corresponding event has not occurred. The DATA\_READY, watermark, and overrun bits are always set if the corresponding events occur, regardless of the INT\_ENABLE register settings, and are cleared by reading data from the DATAX, DATAY, and DATAZ registers. The DATA\_READY and watermark bits may require multiple reads, as indicated in the FIFO mode descriptions in the FIFO section. Other bits, and the corresponding interrupts, including orientation if enabled, are cleared by reading the INT\_SOURCE register.

# Register 0x31—DATA\_FORMAT (Read/Write)

Register 0X51 DATA_1 ONIN				/ (ncuu/ m	inc)		
D7	D6	D5	D4	D3	D2	D1	D0
SELF_TEST	SPI	INT_INVERT	0	FULL_RES	Justify	Rar	nge

The DATA\_FORMAT register controls the presentation of data to Register 0x32 through Register 0x37. All data, except that for the  $\pm 16$  g range, must be clipped to avoid rollover.

# SELF\_TEST Bit

A setting of 1 in the SELF\_TEST bit applies a self-test force to the sensor, causing a shift in the output data. A value of 0 disables the self-test force.

# SPI Bit

A value of 1 in the SPI bit sets the device to 3-wire SPI mode, and a value of 0 sets the device to 4-wire SPI mode.

# INT\_INVERT Bit

A value of 0 in the INT\_INVERT bit sets the interrupts to active high, and a value of 1 sets the interrupts to active low.

# FULL\_RES Bit

When this bit is set to a value of 1, the device is in full resolution mode, where the output resolution increases with the *g* range set by the range bits to maintain a 4 mg/LSB scale factor. When the FULL\_RES bit is set to 0, the device is in 10-bit mode, and the range bits determine the maximum *g* range and scale factor.

### Justify Bit

A setting of 1 in the justify bit selects left (MSB) justified mode, and a setting of 0 selects right justified mode with sign extension.

#### **Range Bits**

These bits set the *g* range as described in Table 19.

#### Table 19. g Range Setting

Setting		
D1	D0	<i>g</i> Range
0	0	±2 g
0	1	±2 g ±4 g
1	0	±8 g ±16 g
1	1	±16 <i>g</i>

# Register 0x32 to Register 0x37—DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 (Read Only)

These six bytes (Register 0x32 to Register 0x37) are eight bits each and hold the output data for each axis. Register 0x32 and Register 0x33 hold the output data for the x-axis, Register 0x34 and Register 0x35 hold the output data for the y-axis, and Register 0x36 and Register 0x37 hold the output data for the z-axis. The output data is twos complement, with DATAx0 as the least significant byte and DATAx1 as the most significant byte, where x represent X, Y, or Z. The DATA\_FORMAT register (Address 0x31) controls the format of the data. It is recommended that a multiple-byte read of all registers be performed to prevent a change in data between reads of sequential registers.

#### Register 0x38—FIFO\_CTL (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
FIFO_MODE T		Trigger			Sample	5	

# FIFO\_MODE Bits

These bits set the FIFO mode, as described in Table 20.

#### Table 20. FIFO Modes

Set	Setting		Setting		
D7	D6	Mode	Function		
0	0	Bypass	FIFO is bypassed.		
0	1	FIFO	FIFO collects up to 32 values and then stops collecting data, collecting new data only when FIFO is not full.		
1	0	Stream	FIFO holds the last 32 data values. When FIFO is full, the oldest data is overwritten with newer data.		
1	1	Trigger	When triggered by the trigger bit, FIFO holds the last data samples before the trigger event and then continues to collect data until full. New data is collected only when FIFO is not full.		

### **Trigger Bit**

A value of 0 in the trigger bit links the trigger event of trigger mode INT1, and a value of 1 links the trigger event to INT2.

#### **Samples Bits**

The function of these bits depends on the FIFO mode selected (see Table 21). Entering a value of 0 in the samples bits immediately sets the watermark status bit in the INT\_SOURCE register, regardless of which FIFO mode is selected. Undesirable operation may occur if a value of 0 is used for the samples bits when trigger mode is used.

#### Table 21. Samples Bits Functions

FIFO Mode	Samples Bits Function
Bypass	None.
FIFO	Specifies how many FIFO entries are needed to trigger a watermark interrupt.
Stream	Specifies how many FIFO entries are needed to trigger a watermark interrupt.
Trigger	Specifies how many FIFO samples are retained in the FIFO buffer before a trigger event.

#### 0x39—FIFO\_STATUS (Read Only)

D7	D6	D5	D4	D3	D2	D1	D0
FIFO_TRIG	0	Entries					

#### FIFO\_TRIG Bit

A 1 in the FIFO\_TRIG bit corresponds to a trigger event occurring, and a 0 means that a FIFO trigger event has not occurred.

#### **Entries Bits**

These bits report how many data values are stored in FIFO. Access to collect the data from FIFO is provided through the DATAX, DATAY, and DATAZ registers. FIFO reads must be done in burst or multiple-byte mode because each FIFO level is cleared after any read (single- or multiple-byte) of FIFO. FIFO stores a maximum of 32 entries, which equates to a maximum of 33 entries available at any given time because an additional entry is available at the output filter of the device.

#### Register 0x3A—TAP\_SIGN (Read Only)

D7	D6	D5	D4	D3	D2	D1	D0
0	XSIGN	YSIGN	ZSIGN	0	XTAP	YTAP	ZTAP

#### xSIGN Bits

These bits indicate the sign of the first axis involved in a tap event. A setting of 1 corresponds to acceleration in the negative direction, and a setting of 0 corresponds to acceleration in the positive direction. These bits update only when a new single tap/double tap event is detected, and only the axes enabled in the TAP\_AXES register are updated. The TAP\_SIGN register should be read before clearing the interrupt. See the Tap Sign section for more details.

#### **xTAP Bits**

These bits indicate the first axis involved in a tap event. A setting of 1 corresponds to involvement in the event, and a setting of 0 corresponds to no involvement. When new data is available, these bits are not cleared but are overwritten by the new data. The TAP\_SIGN register should be read before clearing

the interrupt. Disabling an axis from participation clears the corresponding source bit when the next single tap/double tap event occurs.

#### Register 0x3B—ORIENT\_CONF (Read/Write)

D7	D6	D5	D4	D3	D2	D1	D0
INT_ ORIENT	[	Dead zon	e	INT_ 3D		Divisor	

#### **INT\_ORIENT Bit**

Setting the INT\_ORIENT bit enables the orientation interrupt. A value of 1 overrides the overrun function of the device and replaces overrun in the INT\_MAP, INT\_ENABLE, and INT\_ SOURCE registers with the orientation function. After setting the INT\_ORIENT bit, the orientation bit in the INT\_MAP and INT\_ENABLE registers must be configured to map the orientation interrupt to INT1 or INT2 and to enable generation of the interrupt to the pin. The orientation interrupt is cleared by reading the INT\_SOURCE register. Additionally, writing to the BW\_RATE register, clearing the INT\_ORIENT bit, or placing the part into standby mode clears the orientation interrupt. A value of 0 for the INT\_ORIENT bit disables generation of the orientation interrupt and permits the use of the overrun function.

#### **Dead Zone Bits**

These bits determine the region between two adjacent orientations, where the orientation is considered invalid and is not updated. A value of 0 may result in undesirable behavior when the orientation is close to the bisector between two adjacent regions. The dead zone angle is determined by these bits, as described in Table 22. See the Orientation Sensing section for more details.

		Dead Zone An		
Decimal	Binary	2-D	3-D	Divisor
0	000	3.3	2.5	2
1	001	5.8	6.3	4
2	010	8.2	9.8	8
3	011	10.3	13.0	16
4	100	12.3	16.0	32
5	101	14.1	18.6	64
6	110	15.6	20.9	128
7	111	17.0	23.0	256

#### Table 22. Dead Zone and Divisor Codes

### INT\_3D

If the orientation interrupt is enabled, the INT\_3D bit determines whether 2-D or 3-D orientation detection generates an interrupt. A value of 0 generates an interrupt only if the 2-D orientation changes from a valid 2-D orientation to a different valid 2-D orientation. A value of 1 generates an interrupt only if the 3-D orientation changes from a valid 3-D orientation to a different valid 3-D orientation.

#### **Divisor Bits**

These bits set the depth of the filter used to low-pass filter the measured acceleration for stable orientation sensing. The divisor length is determined by these bits, as detailed in Table 22. See the Orientation Sensing section for more details.

#### *Register 0x3C—Orient (Read Only)*

D7	D6	D5	D4	D3	D2	D1	D0	
0	V2	2D_ORIENT		V3	3D_ORIENT			

#### Vx Bits

These bits show the validity of the 2-D (V2) and 3-D (V3) orientations. A value of 1 corresponds to the orientation being valid. A value of 0 means that the orientation is invalid because the current orientation is in the dead zone.

#### **xD\_ORIENT Bits**

These bits represent the current 2-D (2D\_ORIENT) and 3-D (3D\_ORIENT) orientations of the accelerometer. If the orientation interrupt is enabled, this register is read to determine the orientation of the device when the interrupt occurs. Because this register updates with each new samples of acceleration data, it should be read at the time of the orientation interrupt to ensure that the orientation change that caused the interrupt is obtained. Orientation values are shown in Table 23 and Table 24. See the Orientation Sensing section for more details

Changing the value in the BW\_RATE register causes the orientation sensing filter to be cleared and the function to reset.

#### Table 23. 2-D Orientation Codes

Decimal	Binary	Orientation	Dominant Axis
0	00	Portrait positive	+X
1	01	Portrait negative	-X
2	10	Landscape positive	+Y
3	11	Landscape negative	-Y

#### Table 24. 3-D Orientation Codes

Decimal	Binary	Orientation	Dominant Axis
3	011	Front	+X
4	100	Back	-X
2	010	Left	+Y
5	101	Right	-Y
1	001	Тор	+Z
6	110	Bottom	-Z

# APPLICATIONS INFORMATION POWER SUPPLY DECOUPLING

A 1  $\mu$ F tantalum capacitor (C<sub>s</sub>) at V<sub>s</sub> and a 0.1  $\mu$ F ceramic capacitor (C<sub>IO</sub>) at V<sub>DD I/O</sub> placed close to the ADXL346 supply pins is recommended to adequately decouple the accelerometer from noise on the power supply. If additional decoupling is necessary, a resistor or ferrite bead, no larger than 100  $\Omega$ , in series with V<sub>s</sub> may be helpful. Additionally, increasing the bypass capacitance on V<sub>s</sub> to a 10  $\mu$ F tantalum capacitor in parallel with a 0.1  $\mu$ F ceramic capacitor may also improve noise.

Care should be taken to ensure that the connection from the ADXL346 ground to the power supply ground has low impedance because noise transmitted through ground has an effect similar to noise transmitted through V<sub>s</sub>. It is recommended that V<sub>s</sub> and  $V_{DD I/O}$  be separate supplies to minimize digital clocking noise on the V<sub>s</sub> supply. If this is not possible, additional filtering of the supplies as previously mentioned may be necessary.





Figure 36. Application Diagram

# MECHANICAL CONSIDERATIONS FOR MOUNTING

The ADXL346 should be mounted on the PCB in a location close to a hard mounting point of the PCB to the case. Mounting the ADXL346 at an unsupported PCB location, as shown in Figure 37, may result in large, apparent measurement errors due to undampened PCB vibration. Locating the accelerometer near a hard mounting point ensures that any PCB vibration at the accelerometer is above the accelerometer's mechanical sensor resonant frequency and, therefore, effectively invisible to the accelerometer. Multiple mounting points, close to the sensor, and/or a thicker PCB also help to reduce the effect of system resonance on the performance of the sensor.



# TAP DETECTION

The tap interrupt function is capable of detecting either single or double taps. The following parameters are shown in Figure 38 for a valid single and valid double tap event:

- The tap detection threshold is defined by the THRESH\_TAP register (Address 0x1D).
- The maximum tap duration time is defined by the DUR register (Address 0x21).
- The tap latency time is defined by the latent register (Address 0x22) and is the waiting period from the end of the first tap until the start of the time window, when a second tap can be detected, which is determined by the value in the window register (Address 0x23).
- The interval after the latency time (set by the latent register) is defined by the window register. Although a second tap must begin after the latency time has expired, it need not finish before the end of the time defined by the window register.





Figure 38. Tap Interrupt Function with Valid Single and Double Taps

If only the single tap function is in use, the single tap interrupt is triggered when the acceleration goes below the threshold, as long as DUR has not been exceeded. If both single and double tap functions are in use, the single tap interrupt is triggered when the double tap event has been either validated or invalidated.

Several events can occur to invalidate the second tap of a double tap event. First, if the suppress bit in the TAP\_AXES register (Address 0x2A) is set, any acceleration spike above the threshold during the latency time (set by the latent register) invalidates the double tap detection, as shown in Figure 39.



A double tap event can also be invalidated if acceleration above the threshold is detected at the start of the time window for the second tap (set by the window register). This results in an invalid double tap at the start of this window, as shown in Figure 40. Additionally, a double tap event can be invalidated if an acceleration exceeds the time limit for taps (set by the DUR register), resulting in an invalid double tap at the end of the DUR time limit for the second tap event, also shown in Figure 40.




Figure 40. Tap Interrupt Function with Invalid Double Taps

Single taps, double taps, or both can be detected by setting the respective bits in the INT\_ENABLE register (Address 0x2E). Control over participation of each of the three axes in single tap/ double tap detection is exerted by setting the appropriate bits in the TAP\_AXES register (Address 0x2A). For the double tap function to operate, both the latent and window registers must be set to a nonzero value.

Every mechanical system has somewhat different single tap/ double tap responses based on the mechanical characteristics of the system. Therefore, some experimentation with values for the

# **Preliminary Technical Data**

latent, window, and THRESH\_TAP registers is required. In general, a good starting point is to set the latent register to a value greater than 0x10, to set the window register to a value greater than 0x10, and to set the THRESH\_TAP register to be greater than 3 *g*. Setting a very low value in the latent, window, or THRESH\_TAP register may result in an unpredictable response due to the accelerometer picking up echoes of the tap inputs.

After a tap interrupt has been received, the first axis to exceed the THRESH\_TAP level is reported in the ACT\_TAP\_STATUS register (Address 0x2B). This register is never cleared, but is overwritten with new data.

# **IMPROVED TAP DETECTION**

Improved tap detection is enabled by setting the improved tap bit of the TAP\_AXES register (Address 0x2A). When improved tap detection is enabled, the filtered output data corresponding to the output data rate set in the BW\_RATE register is processed to determine if a tap event occurred. In addition, an ac-coupled differential measurement is used. This results in the timing values and threshold values for improved tap detection being different than those used for normal tap detection.

When improved tap detection is used, new values must be determined based on test results. In general, no timing values (in the DUR, latent, or window registers) should be set that are less than the time step resolution set by the output data rate. The threshold value for improved tap detection can typically be set much lower than the threshold for normal tap detection. The value used depends on the value in the BW\_RATE register and should be determined through system testing. Refer to the Threshold section for more details.

# TAP SIGN

A negative sign is produced by experiencing a negative acceleration, which corresponds to tapping on the positive face of the device for the desired axis. The positive face of the device is the face such that movement in that direction would be positive acceleration. For example, tapping on the face that corresponds to the +X direction, labeled as front in Figure 41, would result in a negative sign for the x-axis. Tapping on the face labeled as left in Figure 41 would result in a negative sign for the y-axis, and tapping on the face labeled top would result in a negative sign for the z-axis. Conversely, tapping on the back, right, or bottom sides would result in positive signs for the corresponding axes.




Figure 41. 3-D Orientation with Coordinate System

# THRESHOLD

The lower output data rates are achieved by decimating a common sampling frequency inside the device. The activity, free-fall, and single tap/double tap detection functions without improved tap enabled are performed using unfiltered data. Since the output data is filtered, the high frequency and high *g* data that is used to determine activity, free-fall, and single tap/ double tap events may not be present if the output of the accelerometer is examined. This may result in trigger events being detected when acceleration does not appear to trigger an event because the unfiltered data may have exceeded a threshold or remained below a threshold for a certain period of time while the filtered output data has not exceeded such a threshold.

### LINK MODE

The function of the link bit is to reduce the number of activity interrupts that the processor must service by setting the device to look for activity only after inactivity. For proper operation of this feature, the processor must still respond to the activity and inactivity interrupts by reading the INT\_SOURCE register (Address 0x30) and, therefore, clearing the interrupts. If an activity interrupt is not cleared, the part cannot go into autosleep mode. The asleep bit in the ACT\_TAP\_STATUS register (Address 0x2B) indicates if the part is asleep.

### **SLEEP MODE VS. LOW POWER MODE**

In applications where a low data rate is sufficient and low power consumption is desired, it is recommended that the low power mode be used in conjunction with the FIFO. The sleep mode, while offering a low data rate and low average current consumption, suppresses the DATA\_READY interrupt, preventing the accelerometer from sending an interrupt signal to the host processor when data is ready to be collected. In this application, setting the part into low power mode (by setting the LOW\_POWER bit in the BW\_RATE register) and enabling the FIFO in FIFO mode to collect a large value of samples reduces the power consumption of the ADXL346 and allows the host processor to go to sleep while the FIFO is filling up.

# **USING SELF-TEST**

The self-test change is defined as the difference between the acceleration output of an axis with self-test enabled and the acceleration output of the same axis with self-test disabled (see Endnote 4 of Table 1). This definition assumes that the sensor does not move between these two measurements, because if the sensor moves, a non–self-test related shift corrupts the test.

Proper configuration of the ADXL346 is also necessary for an accurate self-test measurement. The part should be set with a data rate greater than or equal to 100 Hz. This is done by ensuring that a value greater than or equal to 0x0A is written into the rate bits (Bit D3 through Bit D0) in the BW\_RATE register (Address 0x2C). The part also needs to be placed into normal power operation by ensuring the LOW\_POWER bit in the BW\_RATE register is cleared (LOW\_POWER bit = 0). It is also recommended that the part be set to full-resolution, 16 g

mode to ensure that there is sufficient dynamic range for the entire self-test shift. This is done by setting Bit D3 of the DATA\_FORMAT register (Address 0x31) and writing a value of 0x03 to the range bits (Bit D1 and Bit D0) of the DATA\_FORMAT register (Address 0x31). This results in a high dynamic range for measurement and a 3.9 mg/LSB scale factor.

After the part is configured for accurate self-test measurement, several samples of x-, y-, and z-axis acceleration data should be retrieved from the sensor and averaged together. The number of samples averaged is a choice of the system designer, but a recommended starting point is 0.1 sec worth of data, which corresponds to 10 samples at 100 Hz data rate. The averaged values should be stored and labeled appropriately as the self-test disabled data, that is,  $X_{ST_OFF}$ ,  $Y_{ST_OFF}$ , and  $Z_{ST_OFF}$ .

Next, self-test should be enabled by setting Bit D7 of the DATA\_FORMAT register (Address 0x31). The output needs some time (about four samples) to settle after enabling self-test. After allowing the output to settle, several samples of the x-, y-, and z-axis acceleration data should be taken again and averaged. It is recommended that the same number of samples be taken for this average as was previously taken. These averaged values should again be stored and labeled appropriately as the value with self-test enabled, that is,  $X_{ST_ON}$ ,  $Y_{ST_ON}$ , and  $Z_{ST_ON}$ . Self-test can then be disabled by clearing Bit D7 of the DATA\_FORMAT register (Address 0x31).

With the stored values for self-test enabled and disabled, the self-test change is as follows:

$$\begin{split} X_{\text{ST}} &= X_{\text{ST}\_\text{ON}} - X_{\text{ST}\_\text{OFF}} \\ Y_{\text{ST}} &= Y_{\text{ST}\_\text{ON}} - Y_{\text{ST}\_\text{OFF}} \\ Z_{\text{ST}} &= Z_{\text{ST}\_\text{ON}} - Z_{\text{ST}\_\text{OFF}} \end{split}$$

Because the measured output for each axis is expressed in LSBs,  $X_{\text{ST}}$ ,  $Y_{\text{ST}}$ , and  $Z_{\text{ST}}$  are also expressed in LSBs. These values can be converted to g's of acceleration by multiplying each value by the 3.9 mg/LSB scale factor, if configured for full-resolution mode. Additionally, Table 13 through Table 16 correspond to the selftest range converted to LSBs and can be compared with the measured self-test change when operating at a V<sub>S</sub> of 2.5 V. For other voltages, the minimum and maximum self-test output values should be adjusted based on (multiplied by) the scale factors shown in Table 12. If the part was placed into  $\pm 2$  g, 10bit or full-resolution mode, the values listed in Table 13 should be used. Although the fixed 10-bit mode or a range other than 16 g can be used, a different set of values, as indicated in Table 14 through Table 16, would need to be used. Using a range below 8 g may result in insufficient dynamic range and should be considered when selecting the range of operation for measuring self-test.

If the self-test change is within the valid range, the test is considered successful. Generally, a part is considered to pass if the minimum magnitude of change is achieved. However, a part that changes by more than the maximum magnitude is not necessarily a failure.

The orientation function of the ADXL346 reports both 2-D and 3-D orientation concurrently through the orient register (Address 0x3C). The V2 and V3 bits (Bit D6 and Bit D3 in the orient register) report the validity of the 2-D and 3-D orientation codes. If V2 or V3 are set, their respective code is a valid orientation. If V2 or V3 are cleared, the orientation of the accelerometer is unknown, such as when the orientation is within the dead zone between valid regions.

For 2-D orientation sensing, the relation of the x- and y-axes to gravity is used to determine the accelerometer orientation (see Figure 42 and Table 23). Portrait positive corresponds to the x-axis being most closely aligned to the gravity vector and directed upwards, opposite the gravity vector. Portrait negative is the opposite of portrait positive with the x-axis pointing downwards along the gravity vector. Landscape positive corresponds to the y-axis being most closely aligned with the gravity vector and directed upwards, away from the gravity vector. Landscape negative is the orientation opposite landscape positive. The dead zone regions are shown in the orientations for portrait positive (+X) and portrait negative (-X) of Figure 42. These regions also exist for landscape positive (+Y) and landscape negative (-Y), as shown in Figure 42.

In 3-D orientation, the z-axis is also included. If the accelerometer is placed in a Cartesian coordinate system, as shown in Figure 41 of the Tap Sign section, the top of the device corresponds to the positive z-axis direction, the front of the device corresponds to the positive x-axis direction, and the right side of the device corresponds to the positive y-axis direction.

The states shown in Table 24 correspond to which side of the accelerometer is directed upwards, opposite the gravity vector. As shown in Figure 41, the accelerometer is oriented in the top state. If the device is flipped over such that the top of the device is facing down, towards gravity, the orientation is reported as the bottom state. If the device is adjusted such that the positive x-axis or positive y-axis direction is pointing upwards, away from the gravity vector, the accelerometer reports the orientation as front or left, respectively.

The algorithm to detect orientation change is performed after filtering the output acceleration data to eliminate the effects of high frequency motion. This is performed by using a moving average filter of a depth set by the divisor bits (ORIENT\_CONF register, Address 0x3B). The orientation register is updated at the same rate as the data rate set in the BW\_RATE register, but is effectively bandwidth limited to the accelerometer bandwidth divided by the depth set by the divisor bits. To eliminate most human motion, such as walking or shaking, the value in the divisor bits should be selected to effectively limit the orientation bandwidth to 1 Hz or 2 Hz.




Figure 42. 2-D Orientation with Corresponding Codes

The width of the dead zone region between two or more orientation positions is determined by setting the value of the dead zone bits in the ORIENT\_CONF register (Address 0x3B). The dead zone region size can be specified with a resolution of 3.6°. The dead zone angle represents the total angle where the orientation is considered invalid. Therefore, a dead zone of 10.8° corresponds to 5.4° in either direction away from the bisector of two bordering regions. An example with a dead zone region of 10.8° is shown in Figure 43.




Figure 43. Orientation Showing a 10.8° Dead Zone Region

By setting the INT\_ORIENT bit of the ORIENT\_CONF register (Address 0x3B), an interrupt can be generated when the device is placed into a new valid orientation. Only one mode of orientation detection, 2-D or 3-D, can generate an interrupt at a time. The orientation detection mode is selected by setting or clearing the INT\_3D bit of the ORIENT\_CONF register (Address 0x3B). For more details, refer to the description of the ORIENT\_CONF register.

# **AXES OF ACCELERATION SENSITIVITY**




Figure 44. Axes of Acceleration Sensitivity (Corresponding Output Voltage Increases When Accelerated Along the Sensitive Axis)

08167-042





Figure 45. Output Response vs. Orientation to Gravity

### LAYOUT AND DESIGN RECOMMENDATIONS

Figure 46 shows the recommended printed wiring board land pattern. Figure 47 and Table 25 provide details about the recommended soldering profile.



TIME Figure 47. Recommended Soldering Profile

#### Table 25. Recommended Soldering Profile<sup>1, 2</sup>

	0	Condition
Profile Feature	Sn63/Pb37	Pb-Free
Average Ramp Rate from Liquid Temperature $(T_L)$ to Peak Temperature $(T_P)$	3°C/sec max	3°C/sec max
Preheat		
Minimum Temperature (T <sub>SMIN</sub> )	100°C	150°C
Maximum Temperature (T <sub>SMAX</sub> )	150°C	200°C
Time from T <sub>SMIN</sub> to T <sub>SMAX</sub> (ts)	60 sec to 120 sec	60 sec to 180 sec
T <sub>SMAX</sub> to T <sub>L</sub> Ramp-Up Rate	3°C/sec max	3°C/sec max
Liquid Temperature (TL)	183°C	217°C
Time Maintained Above $T_L(t_L)$	60 sec to 150 sec	60 sec to 150 sec
Peak Temperature (T <sub>P</sub> )	240 + 0/-5°C	260 + 0/-5°C
Time of Actual $T_P - 5^{\circ}C$ ( $t_P$ )	10 sec to 30 sec	20 sec to 40 sec
Ramp-Down Rate	6°C/sec max	6°C/sec max
Time 25°C to Peak Temperature	6 minutes max	8 minutes max

<sup>1</sup> Based on JEDEC Standard J-STD-020D.1.

<sup>2</sup> For best results, the soldering profile should be in accordance with the recommendations of the manufacturer of the solder paste used.

# **OUTLINE DIMENSIONS**




Figure 48. 16-Terminal Land Grid Array [LGA] (CC-16-3) Solder Terminations Finish Is Au over Ni Dimensions shown in millimeters

061809-B

#### **ORDERING GUIDE**

Model	Measurement Range ( <i>g</i> )	Specified Voltage (V)	Temperature Range	Package Description	Package Option
ADXL346BCCZ <sup>1</sup>	±2, ±4, ±8, ±16	2.5	-40°C to +85°C	16-Terminal Land Grid Array [LGA]	CC-16-3
ADXL346BCCZ-RL <sup>1</sup>	±2, ±4, ±8, ±16	2.5	-40°C to +85°C	16-Terminal Land Grid Array [LGA]	CC-16-3
ADXL346BCCZ-RL7 <sup>1</sup>	±2, ±4, ±8, ±16	2.5	-40°C to +85°C	16-Terminal Land Grid Array [LGA]	CC-16-3
EVAL-ADXL346Z <sup>1</sup>				Evaluation Board	
EVAL-ADXL346Z-M <sup>1</sup>				Analog Devices Inertial Sensor Evaluation System, Includes ADXL346 Satellite	
EVAL-ADXL346Z-S <sup>1</sup>				ADXL346 Satellite, Standalone	

 $^{1}$  Z = RoHS Compliant Part.

**Preliminary Technical Data** 

# NOTES

Analog Devices offers specific products designated for automotive applications; please consult your local Analog Devices sales representative for details. Standard products sold by Analog Devices are not designed, intended, or approved for use in life support, implantable medical devices, transportation, nuclear, safety, or other equipment where malfunction of the product can reasonably be expected to result in personal injury, death, severe property damage, or severe environmental harm. Buyer uses or sells standard products for use in the above critical applications at Buyer's own risk and Buyer agrees to defend, indemnify, and hold harmless Analog Devices from any and all damages, claims, suits, or expenses resulting from such unintended use.

©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR08167-0-6/09(PrC)



www.analog.com

Rev. PrC | Page 32 of 32