



www.ti.com SLLSE18 – JANUARY 2010

1-Mbps QUAD DIGITAL ISOLATORS

Check for Samples: ISO7241A-EP

FEATURES


- 4000-V_{peak} Isolation, 560-V_{peak} V_{IORM}
 - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2),
 IEC 61010-1, IEC 60950-1 and CSA
 Approved
- 4-kV ESD Protection
- Operates With 3.3-V or 5-V Supplies
- Typical 25-Year Life at Rated Working Voltage (See Application Note Figure 10)
- High Electromagnetic Immunity (See Application Report (SLLA181))

APPLICATIONS

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges available - contact factory

DESCRIPTION

See the Product Notification section. The ISO7241A is a quad-channel digital isolator with multiple channel configurations and output enable functions. This device has logic input and output buffers separated by TI's silicon dioxide (SiO_2) isolation barrier. Used in conjunction with isolated power supplies, this device blocks high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7241A has three channels the same direction and one channel in opposition.

This device has TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device.

A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. (See ISO7240CF (SLLS869) or contact TI for a logic low failsafe option).

The ISO7241A may be powered from either 3.3-V or 5-V supplies on either side in any 3.3-V / 3.3-V, 5-V / 5-V, 5-V / 3.3-V, or 3.3-V / 5-V combination. Note that the signal input pins are 5-V tolerant regardless of the voltage supply level being used.

This device is characterized for operation over the ambient temperature range of –55°C to 125°C.



df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NSTRUMENTS

<u>SLMSE倒 = 1890 / PSX 2910 EP " 供应商</u>



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTION DIAGRAM




Table 1. Device Function Table (1)

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
			H or Open	Н
PU	PU	L	H or Open	L
PU	PU	X	L	Z
		Open	H or Open	Н
PD	PU	X	H or Open	Н
PD	PU	X	L	Z

(1) PU = Powered Up; PD = Powered Down ; X = Irrelevant; H = High Level; L = Low Level Table 2. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽⁾	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	DW	Reel	ISO7241AMDWREP	ISO7241AM

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SLLSE18 - JANUARY 2010

ABSOLUTE MAXIMUM RATINGS(1)

					VALUE	UNIT	
V_{CC}	Supply voltag	e ⁽²⁾ , V _{CC1} , V _{CC2}			-0.5 to 6	V	
V_{I}	V _I Voltage at IN, OUT, EN				-0.5 to 6	٧	
IO	I _O Output current			±15	mA		
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±4		
ESD	Electrostatic discharge	Field-Induced-Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV	
		Machine Model	ANSI/ESDS5.2-1996		±200	V	
T_{J}	T _J Maximum junction temperature				170	°C	


⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}	3.15		5.5	V
I_{OH}	High-level output current			4	mA
I_{OL}	Low-level output current	-4			mA
t _{ui}	Input pulse width	1			μs
1/t _{ui}	Signaling rate	0		1000	kbps
V_{IH}	High-level input voltage (IN) (EN on all devices)	2		V_{CC}	V
V_{IL}	Low-level input voltage (IN) (EN on all devices)	0		0.8	V
T_{J}	Junction temperature			150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

⁽²⁾ All voltage values are with respect to network ground terminal and are peak voltage values.





ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V⁽¹⁾ OPERATION

, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT	•	•			
	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		۰. ۲	44	A
I _{CC1}	1 Mbps	EN ₂ at 3 V		6.5	11	mA
	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V,		13	20	A
I _{CC2}	1 Mbps	EN ₂ at 3 V		13	20	mA
ELECT	RICAL CHARACTERISTICS		•			
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μΑ
.,	High-level output voltage	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.8			V
V _{OH}		I _{OH} = -20 μA, See Figure 1	V _{CC} - 0.1			V
V	Low lovel output voltage	I _{OL} = 4 mA, See Figure 1			0.4	V
V_{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 1			0.1	V
V _{I(HYS)}	Input voltage hysteresis			150		mV
I _{IH}	High-level input current	INI franco O.V. to V.			10	
I _{IL}	Low-level input current	IN from 0 V to V _{CC}	-10			μA
C _I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Con Figure 4	40	40 9		
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			10	ns
t _{sk(o)}	Channel-to-channel output skew (2)				2	ns
t _r	Output signal rise time	Con Figure 4		2	2	
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Con Figure 0		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fS}	Failsafe output delay time from input power loss	See Figure 3		12		μs

⁽¹⁾ Also referred to as pulse skew.

t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



<u>₩**雪梅%**07241</u>Λ EP"供应商

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT				•	
	Quiescent	V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V,		C E	4.4	A
I _{CC1}	1 Mbps	EN ₂ at 3 V		6.5	11	mA
	Quiescent	V _I = V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V,		8	13	A
I _{CC2}	1 Mbps	EN ₂ at 3 V		8	13	mA
ELECTI	RICAL CHARACTERISTICS		•		·	
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μΑ
V_{OH}	High-level output voltage	I _{OH} = -4 mA, See Figure 1 (5-V side)	$V_{CC} - 0.8$			V
		I _{OH} = -20 μA, See Figure 1	V _{CC} - 0.1			V
1/	Low-level output voltage	I _{OL} = 4 mA, See Figure 1			0.4	V
V _{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 1			0.1	V
$V_{I(HYS)}$	Input voltage hysteresis			150		mV
I _{IH}	High-level input current	INI from O V/ to V/			10	
$I_{\rm IL}$	Low-level input current	IN from 0 V to V _{CC}	-10			μA
C _I	Input capacitance to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Can Figure 4	40		100	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			11	ns
t _{sk(o)}	Channel-to-channel output skew (2)				3	ns
t _r	Output signal rise time	Con Figure 4		2		
t _f	Output signal fall time	See Figure 1		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Octobrillo		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fs}	Failsafe output delay time from input power loss	See Figure 3		18		μs

Also known as pulse skew

 $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.





ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					*	
	Quiescent	V V 0V 40 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			4	7	A
I _{CC1}	1 Mbps	$V_{I} = V_{CC}$ or $U V$, All channels, no	$V_1 = V_{CC}$ or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		4	7	mA
	Quiescent	V V 27 0 V All abancals 72	land EN at 2 V EN at 2 V		13	20	A
I _{CC2}	1 Mbps	$V_{I} = V_{CC}$ or U_{I} , All channels, no	= V _{CC} or 0 V, All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		13	20	mA
ELECTR	RICAL CHARACTERISTICS					•	
I _{OFF}	Sleep mode output current	EN at V _{CC} , Single channel			0		μΑ
V_{OH}	High-level output voltage	I _{OH} = -4 mA, See Figure 1	(5-V side)	V _{CC} - 0.8			V
		$I_{OH} = -20 \mu A$, See Figure 1		V _{CC} - 0.1			V
V	Low lovel output voltage	I _{OL} = 4 mA, See Figure 1 I _{OL} = 20 μA, See Figure 1				0.4	V
V_{OL}	Low-level output voltage					0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current	IN from O.V. to V				10	
$I_{\rm IL}$	Low-level input current	IN from 0 V to V _{CC}		-10			μA
C _I	Input capacitance to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 4		25	50		kV/µs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V and V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	Con Figure 4	40		100	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 1			11	ns
t _{sk(o)}	Channel-to-channel output skew (2)				2.5	ns
t _r	Output signal rise time	See Figure 1		2		
t _f	Output signal fall time			2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	Con Figure 0		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fS}	Failsafe output delay time from input power loss	See Figure 3		12		μs

⁽¹⁾ Also known as pulse skew

⁽²⁾ $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



<u>₩**雪梅%**07241</u>Λ EP"供应商

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 V⁽¹⁾ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT				•	
	Quiescent	V_1 = V_{CC} or 0 V, all channels, no load, EN ₁ at 3 V, EN ₂ at 3 V		4	7	A
I _{CC1}	1 Mbps			4	7	mA
	Quiescent	$V_I = V_{CC}$ or 0 V, all channels, no load, EN ₁ at 3 V,		8	8 13	A
I _{CC2}	1 Mbps	EN ₂ at 3 V		8	13	mA
ELECT	RICAL CHARACTERISTICS				•	
l _{OFF}	Sleep mode output current	EN at 0 V, single channel		0		μΑ
	/ _{OH} High-level output voltage	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.4			V
VOH		I _{OH} = -20 μA, See Figure 1	V _{CC} - 0.1			V
V	Low lovel output voltage	I _{OL} = 4 mA, See Figure 1			0.4	V
V_{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 1			0.1	V
V _{I(HYS)}	Input voltage hysteresis			150		mV
I _{IH}	High-level input current	IN from O.V. on V.			10	
I _{IL}	Low-level input current	IN from 0 V or V _{CC}	-10			μA
Cı	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 4	25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	See Figure 4	45		110	
PWD	Pulse-width distortion t _{PHL} - t _{PLH} ⁽¹⁾	See Figure 1			12	ns
t _{sk(o)}	Channel-to-channel output skew (2)				3.5	
t _r	Output signal rise time	See Figure 4		2		ns
t _f	Output signal fall time	See Figure 1		2		
t _{PHZ}	Propagation delay, high-level-to-high-impedance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 2		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output	See Figure 2		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output			15	20	
t _{fS}	Failsafe output delay time from input power loss	See Figure 3		18		μs

⁽¹⁾ Also referred to as pulse skew.

t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.





PARAMETER MEASUREMENT INFORMATION



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform


"響街®\$○7241A EP"供应商

PARAMETER MEASUREMENT INFORMATION (continued)



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.

Figure 4. Common-Mode Transient Immunity Test Circuit and Voltage Waveform




DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	8.1			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance Input to output	V _I = 0.4 sin (4E6πt)		2		pF
C _I	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF

DEVICE I/O SCHEMATICS



REGULATORY INFORMATION

VDE CSA		UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40016131	File Number: 1698195	File Number: E181974

⁽¹⁾ Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunation to air	Low-K Thermal Resistance ⁽¹⁾		168		°C/W
θ_{JA}	Junction-to-air	High-K Thermal Resistance		10/00		
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
P _D	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

<u>₩豐街•1807241A EP"供应商</u>

TYPICAL CHARACTERISTIC CURVES

INPUT VOLTAGE THRESHOLD





Figure 5.

HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



V_{CC1} FAILSAFE THRESHOLD vs FREE-AIR TEMPERATURE




Figure 6.

LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




Figure 8.



APPLICATION INFORMATION




Figure 9. Typical Application Circuit

LIFE EXPECTANCY vs. WORKING VOLTAGE




Figure 10. Time-Dependant Dielectric Breakdown Testing Results



<u>₩**雪梅%**07241</u>Λ EP"供应商

PRODUCT NOTIFICATION

An ISO7241A anomaly occurs when a negative-going pulse below the specified 1-µs minimum bit width is input to the device. The output locks in a logic-low condition until the next rising edge occurs after a 1-µs period.

Positive noise edges in pulses of less than the minimum specified 1 μ s have no effect on the device, and are properly filtered.

To prevent noise from interfering with ISO7241A performance, it is recommended that an appropriately sized capacitor be placed on each input of the device




Figure 11. ISO7241A Anomaly







查询"JSO7241A-EP"供应商

8-Feb-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ISO7241AMDWREP	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ISO7241AMDWREPG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
V62/10606-01XE	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7241A-EP:

Catalog: ISO7241A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




查询"JSO7241A-EP"供应商

20-Jul-2010

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7241AMDWREP	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1





查询"JSO7241A-EP"供应商

20-Jul-2010




*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	ISO7241AMDWREP	SOIC	DW	16	2000	358.0	335.0	35.0	

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



查询"ISO7241A-EP"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com Energy www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mamt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video Wireless www.ti.com/wireless-apps