

September 2001 Revised October 2001

74ALVCR162601

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in the Outputs

General Description

The 74ALVCR162601, 18-bit universal bus transceiver, combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. Output-enable OEAB is active-LOW. When OEAB is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, CLKBA and $\overline{\text{CLKENBA}}$.

The 74ALVCR162601 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V. The 74ALVCR162601 is also designed with 26 Ω series resistors on both the A and B Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

Features

- 1.65–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors on both the A and B Port outputs.
- t_{PD} (A to B, B to A)

4.3 ns max for 3.0V to 3.6V V_{CC} 5.1 ns max for 2.3V to 2.7V V_{CC} 9.2 ns max for 1.65V to 1.95V V_{CC}

- Power-down HIGH impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model >200V


Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

Ordering Code:

Order Number	Package Number	Package Description
74ALVCR162601T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description				
OEAB, OEBA	Output Enable Inputs (Active LOW)				
LEAB, LEBA	Latch Enable Inputs				
CLKAB, CLKBA	Clock Inputs				
CLKENAB, CLKENBA	Clock Enable Inputs				
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs				
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs				

Function Table (Note 2)

	Inputs							
CLKENAB	OEAB	LEAB	CLKAB	$\mathbf{A}_{\mathbf{n}}$	B _n			
Х	Н	Х	Х	Χ	Z			
Х	L	Н	X	L	L			
Х	L	Н	X	Н	Н			
Н	L	L	X	Χ	B ₀ (Note 3)			
Н	L	L	X	Χ	B ₀ (Note 3)			
L	L	L	\uparrow	L	L			
L	L	L	\uparrow	Н	Н			
L	L	L	L	Χ	B ₀ (Note 3)			
L	L	L	Н	Χ	B ₀ (Note 4)			

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)


Z = HIGH Impedance

Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}.$

Note 3: Output level before the indicated steady-state input conditions were established

Note 4: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

Logic Diagram



Absolute Maximum Ratings(Note 5)

 $\begin{array}{lll} \mbox{Supply Voltage (V_{CC})} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \mbox{DC Input Voltage (V_I)} & -0.5 \mbox{V to } 4.6 \mbox{V} \end{array}$

Output Voltage (V_O) (Note 6) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_1 < 0V$ -50 mA

DC Output Diode Current (I_{OK})

V_O < 0V DC Output Source/Sink Current

(I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ± 100 mA

Storage Temperature Range (T_{STG}) -65°C to +150°C

Recommended Operating Conditions (Note 7)

Power Supply

-50 mA

 $\begin{array}{cc} \text{Operating} & \text{1.65V to 3.6V} \\ \text{Input Voltage} & \text{0V to V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & \text{0V to V}_{\text{CC}} \end{array}$

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
VIН	Thorr Lever input voltage		2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		v
V _{IL}	LOW Level Input Voltage		1.65 - 1.95	2.0	0.35 x V _{CC}	
VIL.	LOVV Level input voltage		2.3 - 2.7		0.33 x vcc	V
			2.7 - 3.6		0.8	•
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
OH		I _{OH} = -2 mA	1.65	1.2		
		I _{OH} = -4 mA	2.3	1.9		
		I _{OH} = -6 mA	2.3	1.7		V
			3.0	2.4		
		I _{OH} = -8 mA	2.7	2		
		I _{OH} = -12 mA	3.0	2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 2 mA	1.65		0.45	
		I _{OL} = 4 mA	2.3		0.4	
		I _{OL} = 6 mA	2.3		0.55	V
			3.0		0.55	
		I _{OL} = 8 mA	2.7		0.6	
		I _{OL} = 12 mA	3.0		0.8	
I _{OH}	High Level Output Current		1.65		-2	
			2.3		-6	4
			2.7		-8	mA
			3.0		-12	
I _{OL}	Low Level Output Current		1.65		2	
			2.3		6	mA
			2.7		8	IIIA
			3.0		12	
I _I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.65 - 3.6		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$, $V_I = V_{IH}$ or V_{IL}	1.65 - 3.6		±10	μΑ
I _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

AC Electrical Characteristics

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$							
Comb al	Parameter		C _L = 50 pF			C _L = 30 pF				
Symbol		$\text{V}_{\text{CC}} = \text{3.3V} \pm \text{0.3V}$		$V_{CC}=2.7V$		$\text{V}_{\text{CC}} = \text{2.5} \pm \text{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		200		125		MHz
t _{PHL} , t _{PLH}	Propagation Delay A to B or B to A	1.1	4.3	1.3	5.1	0.8	4.6	1.5	9.2	ns
t _{PHL} , t _{PLH}	Propagation Delay Clock to A or B	1.1	4.9	1.3	6.0	0.8	5.5	1.5	9.8	ns
t _{PHL} , t _{PLH}	Propagation Delay LEBA or LEAB to A or B	1.1	4.9	1.3	6.3	0.8	5.8	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time OEBA or OEAB to A or B	1.1	4.8	1.3	6.4	0.8	5.9	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time OEBA or OEAB to A or B	1.1	4.8	1.3	5.4	0.8	4.9	1.5	8.8	ns
t _S	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns

Capacitance

Symbol	Parameter		Conditions	T _A = +25°C		Units
Symbol	Farameter		Conditions	v _{cc}	Typical	Onits
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 0 pF	3.3	20	pF
				2.5	20	Pi

AC Loading and Waveforms




Table 1: Values for Figure 1

TEST	SWITCH		
t _{PLH} , t _{PHL}	Open		
t_{PZL} , t_{PLZ}	V_{L}		
t_{PZH} , t_{PHZ}	GND		

FIGURE 1. AC Test Circuit

Table 2: Variable Matrix (Input Charactertistics: f = 1MHz; $t_r\!=\!t_f\!=\!2ns;\,Z_0\!=\!50\Omega$)

Symbol	V _{CC}						
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V	1.8V ± 0.15V			
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			
V_L	6V	6V	V _{CC} *2	V _{CC} *2			




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and $t_{\rm rec}$ Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Series Resistors in the Outputs



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com