

bq24120 bq24123

SLUS688-MARCH 2006

SINGLE-CHIP SWITCHMODE, LI-ION AND LI-POLYMER CHARGE-MANAGEMENT IC WITH ENHANCED EMI PERFORMANCE(bqSWITCHER™)

FEATURES

- Enhanced EMI Performance
- Integrated Power FETs For Up To 2-A Charge Rate
- Ideal For Highly Efficient Charger Designs For Single-Cell or Two-Cell Li-lon and Li-Polymer Battery Packs
- Synchronous Fixed-Frequency PWM Controller Operating at 1.1 MHz With 0% to 100% Duty Cycle
- High-Accuracy Voltage and Current Regulation
- Status Outputs For LED or Host Processor Interface Indicates Charge-In-Progress, Charge Completion, Fault, and AC-Adapter Present Conditions
- 20-V Absolute Maximum Voltage Rating on IN and OUT Pins
- Accurate High-Side Battery Current Sensing
- Battery Temperature Monitoring
- Automatic Sleep Mode for Low Power Consumption
- Reverse Leakage Protection Prevents Battery Drainage
- Thermal Shutdown and Protection
- Built-In Battery Detection
- Available in 20 pin 3,5 mm x 4,5 mm QFN Package

APPLICATIONS


- Handheld Products
- Portable Media Players
- Industrial and Medical Equipment
- Portable Equipment
- Portable DVD Players

DESCRIPTION

The bqSWITCHER™ series are highly integrated Li-ion and Li-polymer switch-mode charge management devices targeted at a wide range of portable applications. The bqSWITCHER™ series offers integrated synchronous PWM controller and power FETs, high-accuracy current and voltage regulation, charge preconditioning, charge status, and charge termination, in a small, thermally enhanced QFN package.

The bqSWITCHER charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on user-selectable minimum current level. A programmable charge timer provides a safety backup for charge termination. The bqSWITCHER automatically restarts the charge cycle if the battery voltage falls below an internal threshold. The bqSWITCHER automatically enters sleep mode when V_{CC} supply is removed.

RHL PACKAGE (TOP VIEW BQ24123)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

bqSWITCHER, PowerPAD are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

TJ	CHARGE REGULATION VOLTAGE (V)	INTENDED APPLICATION	PART NUMBER (2)(3)	MARKINGS
	4.2 V		BQ24120RHLR / BQ24120RHLT	BQU
–40°C to 125°C	4.2 V/8.4 V	Stand-alone	BQ24123RHLR / BQ24123RHLT	BQV

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- The RHL package is available in the following options:
 - R taped and reeled in quantities of 3,000 devices per reel
 - T taped and reeled in quantities of 250 devices per reel
- (3) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes.

PACKAGE DISSIPATION RATINGS

PACKAGE DISSIPA	TION KATINGS		43_	
PACKAGE	Θ_{JA}	Θ _{JC}	T _A < 40°C POWER RATING	DERATING FACTOR ABOVE T _A = 40°C
RHL ⁽¹⁾	46.87°C/W	2.15°C/W	1.81 W	0.021 W/°C

This data is based on using the JEDEC High-K board, and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			UNIT
	Supply voltage range (with respect to V _{SS})	IN, VCC	20 V
		STAT1, STAT2, PG, CE, CELLS, SNS, BAT	-0.3 V to 20 V
		OUT	–0.7 V to 20 V
	Input voltage range (with respect to V _{SS} and PGND)	TS, TTC	7 V
		VTSB	3.6 V
		ISET1, ISET2	3.3 V
	Voltage difference between SNS and BAT inputs (V _{SNS}	_S - V _{BAT})	±1 V
	Output sink	STAT1, STAT2, PG	10 mA
	Output current (average)	OUT	2.2 A
T _A	Operating free-air temperature range		–40°C to 85°C
TJ	Junction temperature range		-40°C to 125°C
T _{stg}	Storage temperature		-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds	300°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM MAX	UNIT
Supply voltage, V _{CC} and IN (Tie together)	4.35 ⁽¹⁾	16.0 ⁽²) V
Operating junction temperature range, T _J	-40	125	°C

The IC continues to operate below V_{min} , to 3.5 V, but the specifications are not tested and not guaranteed. The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the IN or OUT pins. A *tight* layout minimizes switching noise.



ELECTRICAL CHARACTERISTICS

 $T_J = 0$ °C to 125°C and recommended supply voltage range (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CU	IRRENTS					
		V _{CC} > V _{CC(min)} , PWM switching		10		
I _{VCC(VCC)}	V _{CC} supply current	V _{CC} > V _{CC(min)} , PWM NOT switching			5	mA
(,		$V_{CC} > V_{CC(min)}, \overline{CE} = HIGH$			315	μА
		$0^{\circ}\text{C} \le \text{T}_{1} \le 65^{\circ}\text{C}, \text{ V}_{1/\text{BAT}} = 4.2 \text{ V},$			2.5	
		$V_{CC} < V_{(SLP)}$ or $V_{CC} > V_{(SLP)}$ but not in charge			3.5	
$I_{(SLP)}$	Battery discharge sleep current, (SNS, BAT, OUT pins)	$\begin{array}{c} 0^{\circ}C \leq T_{J} \leq 65^{\circ}C, \ V_{I(BAT)} = 8.4 \ V, \\ V_{CC} < V_{(SLP)} \ or \ V_{CC} > V_{(SLP)} \ but \ not \ in \ charge \end{array}$			5.5	μΑ
		$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 65^{\circ}\text{C}, \text{ V}_{\text{I(BAT)}} = 12.6 \text{ V}, \\ \text{V}_{\text{CC}} < \text{V}_{\text{(SLP)}} \text{ or V}_{\text{CC}} > \text{V}_{\text{(SLP)}} \text{ but not in charge}$			7.7	
VOLTAGE	REGULATION				I	
	0	CELLS = Low, in voltage regulation		4.2		
V _{OREG}	Output voltage, bq24123	CELLS = High, in voltage regulation		8.4		V
	Output voltage, bq24120	Operating in voltage regulation		4.2		
		T _A = 25°C	-0.5%		0.5%	
	Voltage regulation accuracy		⊿ −1%		1%	
CURRENT	REGULATION - FAST CHARGE		A /A		l.	
la accer	Output current range of converter	$V_{LOWV} \le V_{I(BAT)} < V_{OREG}$	150		2000	mA
IOCHARGE	Output current range or converter	$V_{(VCC)} - V_{I(BAT)} > V_{(DO-MAX)}$	130		2000	IIIA
		100 mV \leq V _{IREG} \leq 200 mV, (1) V _{IREG} / $\frac{1V}{RSET1} \times 1000$,				
V _{IREG}	Voltage regulated across R _(SNS) Accuracy	Programmed Where 5 kΩ ≤ RSET1 ≤ 10 kΩ, Select RSET1 to program V _{IREG} , V _{IREG(measured)} = I _{OCHARGE} X R _{SNS} (-10% to 10% excludes errors due to RSET1 and R _(SNS) tolerances)	-10%		10%	
V _(ISET1)	Output current set voltage	$V_{(LOWV)} \le V_{I(BAT)} \le V_{O(REG)},$ $V_{(VCC)} \ge V_{I(BAT)} + V_{(DO-MAX)}$		1		V
K _(ISET1)	Output current set factor	$egin{align*} V_{LOWV} \leq V_{I(BAT)} < V_{O(REG)} \ , \ V_{(VCC)} \geq V_{I(BAT)} + V_{(DO-MAX)} \ . \end{split}$		1000		V/A
PRECHAR	RGE AND SHORT-CIRCUIT CURRENT REGU	1				
V_{LOWV}	Precharge to fast-charge transition voltage threshold, BAT		68	71.4	75	%V _{O(REG)}
t	Deglitch time for precharge to fast charge transition	Rising voltage; t _{RISE} , t _{FALL} = 100 ns, 2-mV overdrive	20	30	40	ms
I _{OPRECHG}	Precharge range	V _{I(BAT)} < V _{LOWV} , t < t _{PRECHG}	15		200	mA
V _(ISET2)	Precharge set voltage, ISET2	V _{I(BAT)} < V _{LOWV} , t < t _{PRECHG}		100		mV
K _(ISET2)	Precharge current set factor			1000		V/A
V _{IREG-PRE}	Voltage regulated across R _{SNS} -Accuracy	10 mV ≤ V _{IREG-PRE} ≤ 100 mV, (1) $V_{IREG/PRE} \sqrt{\frac{0.1V}{RSET2}} \times 1000,$ Where 1.0 kΩ ≤ RSET2 ≤ 10 kΩ, Select RSET2	-20%		20%	
		to program V _{IREG-PRE} , V _{IREG-PRE} (Measured) = I _{OPRE-CHG} × R _{SNS} (-20% to 20% excludes errors due to RSET2				
		and R _{SNS} tolerances)				
	TERMINATION (CURRENT TAPER) DETECT	and R _{SNS} tolerances)				
CHARGE	TERMINATION (CURRENT TAPER) DETECT Charge current termination detection range Charge termination detection set voltage,	and R _{SNS} tolerances)	15		200	mA

⁽¹⁾ Inductor peak current should be less than 2.6 A. Use equations 12, 13, 15, 18, and 19 to make sure the peak inductor current is less than 2.6 A.

SLUS688-MARCH 2006



ELECTRICAL CHARACTERISTICS (continued)

 $T_J = 0$ °C to 125°C and recommended supply voltage range (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _(ISET2)	Termination current set factor			1000		V/A
	Charger termination accuracy	V _{I(BAT)} > V _{OREG} - V _{RCH}	-20%		20%	
t _{dg-TERM}	Deglitch time for charge termination	Both rising and falling, 2-mV overdrive t _{RISE} , t _{FALL} = 100 ns	20	30	40	ms
TEMPERA	TURE COMPARATOR AND VTSB BIAS REC	GULATOR	•			
V_{LTF}	Cold temperature threshold, TS		72.8	73.5	74.2	
V_{HTF}	Hot temperature threshold, TS	Initiate Charge	33.7	34.4	35.1	0/1/
V _{TCO}	Cutoff temperature threshold, TS	During Charge	28.7	29.3	29.9	%V _{O(VTSB)}
	LTF hysteresis		0.5	1.0	1.5	
t _{dg-TS}	Deglitch time for temperature fault, TS	Both rising and falling, 2-mV overdrive t _{RISE} , t _{FALL} = 100 ns	20	30	40	ms
$V_{O(VTSB)}$	TS bias output voltage	$\begin{split} &V_{CC} > V_{IN(min)}, \\ &I_{(VTSB)} = 10 \text{ mA } 0.1 \mu\text{F} \leq C_{O(VTSB)} \leq 1 \mu\text{F} \end{split}$		3.15		V
$V_{O(VTSB)}$	TS bias voltage regulation accuracy	$\begin{split} &V_{CC} > _{IN(min)}, \\ &I_{(VTSB)} = 10 \text{ mA } 0.1 \mu\text{F} \leq C_{O(VTSB)} \leq 1 \mu\text{F} \end{split}$	-10%		10%	
	RECHARGE THRESHOLD		0_			
V_{RCH}	Recharge threshold voltage	Below V _{OREG}	75	100	125	mV/cell
t _{dg-RCH}	Deglitch time	$V_{I(BAT)}$ < decreasing below threshold, t_{FALL} = 100 ns 10-mV overdrive	20	30	40	ms
STAT1, ST	AT2, AND PG OUTPUTS	20 75				
$V_{OL(STATx)}$	Low-level output saturation voltage, STATx	I _O = 5 mA			0.5	V
$V_{OL(\overline{PG})}$	Low-level output saturation voltage, PG	I _O = 10 mA			0.1	V
CE, CELLS	S INPUTS					
V_{IL}	Low-level input voltage	$I_{IL} = 5 \mu A$	0		0.4	٧
V_{IH}	High-level input voltage	$I_{IH} = 20 \mu A$	1.3		V_{CC}	V
TTC INPUT						
t_{PRECHG}	Precharge timer		1440	1800	2160	s
t _{CHARGE}	Programmable charge timer range	$t_{(CHG)} = C_{(TTC)} \times K_{(TTC)}$	25		572	minutes
	Charge timer accuracy	$0.01 \ \mu F \le C_{(TTC)} \le 0.18 \ \mu F$	-10%		10%	
K _{TTC}	Timer multiplier			2.6		min/nF
C _{TTC}	Charge time capacitor range		0.01		0.22	μF
V _{TTC_EN}	TTC enable threshold voltage	V _(TTC) rising		200		mV
SLEEP CO	MPARATOR					
V _{SLP-ENT}	Sleep-mode entry threshold	$2.3 \text{ V} \le V_{I(OUT)} \le V_{OREG}$, for 1 or 2 cells	V _{CC} ≤ V _{IBAT} +5 mV		V _{CC} ≤V _{IBAT} +75 mV	V
$V_{SLP\text{-}EXIT}$	Sleep-mode exit hysteresis,	$2.3 \text{ V} \leq V_{I(OUT)} \leq V_{OREG}$	40		160	mV
t _{dg-SLP}		V _{CC} decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive,		5		μs
lda-SLP	Doglitch time for sleep mode	PMOS turns off				
	Deglitch time for sleep mode	V _{CC} decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive, STATx pins turn off	20	30	40	ms
UVLO	Deglitch time for sleep mode	V _{CC} decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive,	20	30	40	ms
	Deglitch time for sleep mode IC active threshold voltage	V _{CC} decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive,	20	3.30	3.50	ms V
UVLO		V_{CC} decreasing below threshold, t_{FALL} = 100 ns, 10-mV overdrive, STATx pins turn off				
UVLO	IC active threshold voltage	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \end{split}$ $&V_{CC} \text{ rising}$	3.15	3.30		V
UVLO V _{UVLO-ON}	IC active threshold voltage IC active hysteresis	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \end{split}$ $&V_{CC} \text{ rising}$	3.15	3.30		V
UVLO V _{UVLO-ON}	IC active threshold voltage	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \\ &V_{CC} \text{ rising} \\ &V_{CC} \text{ falling} \end{split}$	3.15	3.30	3.50	V mV
UVLO V _{UVLO-ON}	IC active threshold voltage IC active hysteresis Internal P-channel MOSFET on-resistance	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \\ &V_{CC} \text{ rising} \\ &V_{CC} \text{ falling} \\ &7 \text{ V} \leq V_{CC} \leq V_{CC(max)} \end{split}$	3.15	3.30	3.50	V
UVLO V _{UVLO-ON}	IC active threshold voltage IC active hysteresis	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \\ \\ &V_{CC} \text{ rising} \\ &V_{CC} \text{ falling} \\ \\ &7 \text{ V} \leq V_{CC} \leq V_{CC(max)} \\ &4.5 \text{ V} \leq V_{CC} \leq 7 \text{ V} \end{split}$	3.15	3.30	3.50 400 500	V mV
UVLO V _{UVLO-ON}	IC active threshold voltage IC active hysteresis Internal P-channel MOSFET on-resistance	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \\ \\ &V_{CC} \text{ rising} \\ &V_{CC} \text{ falling} \\ \\ &7 \text{ V} \leq \text{V}_{CC} \leq \text{V}_{CC(\text{max})} \\ &4.5 \text{ V} \leq \text{V}_{CC} \leq \text{V}_{CC(\text{max})} \end{split}$	3.15	3.30	3.50 400 500 130	V mV
UVLO V _{UVLO-ON}	IC active threshold voltage IC active hysteresis Internal P-channel MOSFET on-resistance Internal N-channel MOSFET on-resistance	$\begin{split} &V_{CC} \text{ decreasing below threshold,} \\ &t_{FALL} = 100 \text{ ns, } 10\text{-mV overdrive,} \\ &STATx \text{ pins turn off} \\ \\ &V_{CC} \text{ rising} \\ &V_{CC} \text{ falling} \\ \\ &7 \text{ V} \leq \text{V}_{CC} \leq \text{V}_{CC(\text{max})} \\ &4.5 \text{ V} \leq \text{V}_{CC} \leq \text{V}_{CC(\text{max})} \end{split}$	3.15	3.30 150	3.50 400 500 130	V mV



ELECTRICAL CHARACTERISTICS (continued)

 $T_J = 0$ °C to 125°C and recommended supply voltage range (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D _{MIN}	Minimum duty cycle		0%			
t _{TOD}	Switching delay time (dead time)			20		ns
t _{syncmin}	Minimum synchronous FET on time			60		ns
	Synchronous FET minimum current-off threshold ⁽²⁾		50		400	mA
BATTERY	DETECTION		11		,	
I _{DETECT}	Battery detection current during time-out fault	V _{I(BAT)} < V _{OREG} - V _{RCH}		2		mA
I _{DISCHRG1}	Discharge current	V _{SHORT} < V _{I(BAT)} < V _{OREG} - V _{RCH}		400		μΑ
t _{DISCHRG1}	Discharge time	V _{SHORT} < V _{I(BAT)} < V _{OREG} - V _{RCH}		1		S
I _{WAKE}	Wake current	V _{SHORT} < V _{I(BAT)} < V _{OREG} - V _{RCH}		2		mA
t _{WAKE}	Wake time	V _{SHORT} < V _{I(BAT)} < V _{OREG} - V _{RCH}		0.5		S
I _{DISCHRG2}	Termination discharge current	Begins after termination detected, $V_{I(BAT)} \le V_{OREG}$		400		μΑ
t _{DISCHRG2}	Termination time			262		ms
OUTPUT C	CAPACITOR		4			
C _{OUT}	Required output ceramic capacitor range from SNS to PGND, between inductor and R _{SNS}	A 44	4.7	10	47	μF
C _{SNS}	Required SNS capacitor (ceramic) at SNS pin	38.7		0.1		μF
PROTECT	ION	~0.				
V _{OVP}	OVP threshold voltage	Threshold over V _{OREG} to turn off P-channel MOSFET, STAT1, and STAT2 during charge or termination states	110	117	121	%V _{O(REG)}
I _{LIMIT}	Cycle-by-cycle current limit		2.6	3.6	4.5	Α
V _{SHORT}	Short-circuit voltage threshold, BAT	V _{I(BAT)} falling	1.95	2	2.05	V/cell
I _{SHORT}	Short-circuit current	V _{I(BAT)} ≤ V _{SHORT}	35		65	mA
T _{SHTDWN}	Thermal trip			165		00
	Thermal hysteresis			10		°C

⁽²⁾ N-channel always turns on for $\sim\!60$ ns and then turns off if current is too low.



TERMINAL FUNCTIONS

TERMINAL				DECORPTION			
NAME	bq24120	bq24123	I/O	DESCRIPTION			
BAT	14	14	I	Battery voltage sense input. Bypass it with a capacitor to VSS if there are long <i>inductive</i> leads to battery.			
CE	16	16	I	Charger enable input. This active low input, if set high, suspends charge and places the device in the low-power sleep mode. Do not pull up this input to VTSB.			
CELLS		13	I	Available on parts with selectable output voltage. Ground or float for single-cell operation (4.2 V). For two-cell operation (8.4 V) pull up this pin with a resistor to $V_{\rm IN}$.			
IN	3, 4	3, 4	I	Charger input voltage. Bypass it with a 10μF capacitor from IN to PGND.			
ISET1	8	8	I/O	Charger current set point 1 (fast charge). Use a resistor to ground to set this value.			
ISET2	9	9	I/O	Charge current set point 2 (precharge and termination), set by a resistor connected to ground.			
N/C	13		_	No connection. This pin must be left floating in the application.			
OUT 1 1		0	Charge current output inductor connection.				
001	20	20	0	- Charge current output inductor connection.			
PG	5	5	0	Power-good status output (open drain). The transistor turns on when a valid V _{CC} is detected. It is turned off in the sleep mode. PG can be used to drive a LED or communicate with a host processor.			
PGND	17,18	17,18		Power ground input			
SNS	15	15	I	Charge current-sense input. Battery current is sensed via the voltage drop developed on this pin by an external sense resistor in series with the battery pack. A 0.1µF capacitor to VSS is required.			
STAT1	2	2	0	Charge status 1 (open-drain output). When the transistor turns on indicates charge in process. When it is off and with the condition of STAT2 indicates various charger conditions (See Table 1)			
STAT2	19	19	0	Charge status 2 (open-drain output). When the transistor turns on indicates charge is done. When it is off and with the condition of STAT1 indicates various charger conditions (See Table 1)			
TS	12	12	I	Temperature sense input. This input monitors its voltage against an internal threshold to determine if charging is allowed. Use an NTC thermistor and a voltage divider powered from VTSB to develop this voltage. (See Figure 12)			
TTC	7	7	I	Timer and termination control. Connect a capacitor from this node to VSS to set the bqSWITCHER timer. When this input is low, the timer and termination detection are disabled.			
VCC	6	6		Analog device input. A 0.1μF capacitor to VSS is required.			
VSS	10	10		Analog ground input			
VTSB	11	11	0	TS internal bias regulator voltage. Connect capacitor (with a value between a 0.1μF and 1μF) between this output and VSS.			
Exposed Thermal Pad	Pad	Pad		There is an internal electrical connection between the exposed thermal pad and VSS. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. The power pad can be used as a <i>star</i> ground connection between V _{SS} and PGND. A common ground plane may be used. VSS pin must be connected to ground at all times.			



TYPICAL APPLICATION CIRCUITS

 I_{CHARGE} = 1.3A, $I_{PRECHARGE}$ = 133mA, Charge Safety Timer = 5.0 hours, Battery Charging Qualification Temperature Range = 0° C to 45° C




Figure 1. Stand-Alone 1-Cell Application




Figure 2. Stand-Alone 2-Cells Application



TYPICAL OPERATING PERFORMANCE

See Figure 1 for a 1-cell application test circuit schematic and Figure 2 for the stand-alone cells application test circuits schematic.




Figure 3. Typical Radiated EMI Performance Measured on EVM




Figure 4. Efficiency 1-Cell




Figure 5. Efficiency 2-Cells






Figure 6. Switching Waveforms in Fast Charge Mode




Figure 7. Switching Waveforms in Voltage Regulation Mode







Figure 9. Soft Start Waveforms



FUNCTIONAL BLOCK DIAGRAM





OPERATIONAL FLOW CHART




Figure 10. Operational Flow Chart



DETAIL DESCRIPTION

The bqSWITCHER™ supports a precision Li-ion or Li-polymer charging system for single cell or two cell applications. See Figure 10 and Figure 11 for a typical charge profile.

The bq2412X has enhanced EMI performance that helps minimize the number of components needed to meet the FCC-B Standard. The rise time of the OUT pin was slowed down to minimize the radiated EMI.




Figure 11. Typical Charging Profile

PWM Controller

The bq2412X provides an integrated fixed 1MHz frequency voltage-mode controller with Feed-Forward function to regulate charge current or voltage. This type of controller is used to help improve line transient response, thereby simplifying the compensation network used for both continuous and discontinuous current conduction operation. The voltage and current loops are internally compensated using a Type-III compensation scheme that provides enough phase boost for stable operation, allowing the use of small ceramic capacitors with very low ESR. There is a 0.5V offset on the bottom of the PWM ramp to allow the device to operate between 0% to 100% duty cycle.

The internal PWM gate drive can directly control the internal PMOS and NMOS power MOSFETs. The high-side gate voltage swings from V_{CC} (when off), to V_{CC} -6 (when on and V_{CC} is greater than 6V) to help reduce the conduction losses of the converter by enhancing the gate an extra volt beyond the standard 5V. The low-side gate voltage swings from 6V, to turn on the NMOS, down to PGND to turn it off. The bq2412X has two back to back common-drain P-MOSFETs on the high side. An input P-MOSFET prevents battery discharge when IN is lower than BAT. The second P-MOSFET behaves as the switching control FET, eliminating the need of a bootstrap capacitor.



DETAIL DESCRIPTION (continued)

Cycle-by-cycle current limit is sensed through the internal high-side sense FET. The threshold is set to a nominal 3.6A peak current. The low-side FET also has a current limit that decides if the PWM Controller will operate in synchronous or non-synchronous mode. This threshold is set to 100mA and it turns off the low-side NMOS before the current reverses, preventing the battery from discharging. Synchronous operation is used when the current of the low-side FET is greater than 100mA to minimize power losses.

Temperature Qualification

The bqSWITCHER continuously monitors battery temperature by measuring the voltage between the TS pin and VSS pin. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The bqSWITCHER compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the $V_{(LTF)}$ -to- $V_{(HTF)}$ thresholds. If battery temperature is outside of this range, the bqSWITCHER suspends charge and waits until the battery temperature must be within the $V_{(LTF)}$ -to- $V_{(TCO)}$ thresholds. If battery temperature is outside of this range, the bqSWITCHER suspends charge and waits until the battery temperature is within the $V_{(LTF)}$ -to- $V_{(HTF)}$ range. The bqSWITCHER suspends charge by turning off the PWM and holding the timer value (i.e., timers are not reset during a suspend condition). Note that the bias for the external resistor divider is provided from the VTSB output. Applying a constant voltage between the $V_{(LTF)}$ -to- $V_{(HTF)}$ thresholds to the TS pin disables the temperature-sensing feature.




Figure 12. TS Pin Thresholds



DETAIL DESCRIPTION (continued)

Battery Preconditioning (Precharge)

On power up, if the battery voltage is below the V_{LOWV} threshold, the bqSWITCHER applies a precharge current, I_{PRECHG} , to the battery. This feature revives deeply discharged cells. The bqSWITCHER activates a safety timer, t_{PRECHG} , during the conditioning phase. If the V_{LOWV} threshold is not reached within the timer period, the bqSWITCHER turns off the charger and enunciates FAULT on the STATx pins. In the case of a FAULT condition, the bqSWITCHER reduces the current to I_{DETECT}. I_{DETECT} is used to detect a battery replacement condition. Fault condition is cleared by POR or battery replacement.

The magnitude of the precharge current, I_{O(PRECHG)}, is determined by the value of programming resistor, R_(ISET2), connected to the ISET2 pin.

$$I_{O(PRECHG)} / \frac{K_{(ISET2)} \times V_{(ISET2)}}{\sqrt{R_{(ISET2)}} \times R_{(SNS)}}$$
 (2)

where

R_{SNS} is the external current-sense resistor

 $V_{\text{(ISET2)}}$ is the output voltage of the ISET2 pin

K_(ISFT2) is the V/A gain factor

V_(ISET2) and K_(ISET2) are specified in the Electrical Characteristics table.

Battery Charge Current

The battery charge current, $I_{O(CHARGE)}$, is established by setting the external sense resistor, $R_{(SNS)}$, and the resistor, R_(ISET1), connected to the ISET1 pin.

In order to set the current, first choose $R_{(SNS)}$ based on the regulation threshold V_{IREG} across this resistor. The best accuracy is achieved whe the V_{IREG} is between 100mV and 200mV.

$$R_{(SNS)} \times \frac{V_{IREG}}{I_{OCHARGE}}$$
 (3)

If the results is not a standard sense resistor value, choose the next larger value. Using the selected standard value, solve for V_{IREG}. Once the sense resistor is selected, the ISET1 resistor can be calculated using the following equation:

$$R_{ISET1} / \frac{K_{ISET1} \times V_{ISET1}}{R_{SNS} \times I_{CHARGE}}$$
(4)

Battery Voltage Regulation

The voltage regulation feedback occurs through the BAT pin. This input is tied directly to the positive side of the battery pack. The bqSWITCHER monitors the battery-pack voltage between the BAT and VSS pins. The bqSWITCHER is offered in a fixed single-cell voltage version (4.2 V) and as a one-cell or two-cell version selected by the CELLS input. A low or floating input on the CELLS selects single-cell mode (4.2 V) while a high-input through a resistor selects two-cell mode (8.4 V).

Charge Termination and Recharge

The bqSWITCHER monitors the charging current during the voltage regulation phase. Once the termination threshold, I_{TERM}, is detected, the bqSWITCHER terminates charge. The termination current level is selected by the value of programming resistor, R_(ISET2), connected to the ISET2 pin.

$$I_{TERM} / \frac{K_{(ISET2)} \times V_{TERM}}{\sqrt{R_{(ISET2)} \times R_{(SNS)}}}$$
(5)

where

 $R_{(SNS)}$ is the external current-sense resistor

V_{TERM} is the output of the ISET2 pin



DETAIL DESCRIPTION (continued)

K_(ISET2) is the A/V gain factor

V_{TERM} and K_(ISET2) are specified in the Electrical Characteristics table

As a safety backup, the bqSWITCHER also provides a programmable charge timer. The charge time is programmed by the value of a capacitor connected between the TTC pin and GND by the following formula:

$$t_{CHARGE} / C_{(TTC)} \times K_{(TTC)}$$
 (6)

where

C_(TTC) is the capacitor connected to the TTC pin

K_(TTC) is the multiplier

A new charge cycle is initiated when one of the following conditions is detected:

- The battery voltage falls below the V_{RCH} threshold.
- Power-on reset (POR), if battery voltage is below the V_{RCH} threshold
- CE toggle
- TTC pin, described as follows.

In order to disable the charge termination and safety timer, the user can pull the TTC input below the V_{TTC_EN} threshold. Going above this threshold enables the termination and safety timer features and also resets the timer. Tying TTC high disables the safety timer only.

Sleep Mode

The bqSWITCHER enters the low-power sleep mode if the VCC pin is removed from the circuit. This feature prevents draining the battery during the absence of VCC.

Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in Table 1. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates that the open-drain transistor is turned off.

Table 1. Status Pins Summary

Charge State	STAT1	STAT2
Charge-in-progress	ON	OFF
Charge complete	OFF	ON
Charge suspend, timer fault, overvoltage, sleep mode, battery absent	OFF	OFF

PG Output

The open-drain \overline{PG} (power good) indicates when the AC-to-DC adapter (i.e., V_{CC}) is present. The output turns on when sleep-mode exit threshold, $V_{SLP-EXIT}$, is detected. This output is turned off in the sleep mode. The \overline{PG} pin can be used to drive an LED or communicate to the host processor.

CE Input (Charge Enable)

The $\overline{\text{CE}}$ digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level V_{CC} signal disables the charge. A high-to-low transition on this pin also resets all timers and fault conditions. Note that the $\overline{\text{CE}}$ pin should not be tied to VTSB. This may create power-up issues.

Timer Fault Recovery

As shown in Figure 10, bqSWITCHER provides a recovery method to deal with timer fault conditions. The following summarizes this method.

Condition 1 V_{I(BAT)} above recharge threshold (V_{OREG} - V_{RCH}) and timeout fault occurs.



Recovery method: bqSWITCHER waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. Once the battery falls below the recharge threshold, the bqSWITCHER clears the fault and enters the battery absent detection routine. A POR or $\overline{\text{CE}}$ toggle also clears the fault.

Condition 2 Charge voltage below recharge threshold (V_{OREG}- V_{RCH}) and timeout fault occurs

Recovery method: Under this scenario, the bqSWITCHER applies the I_{DETECT} current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqSWITCHER disables the I_{DETECT} current and executes the recovery method described in Condition 1. Once the battery falls below the recharge threshold, the bqSWITCHER clears the fault and enters the battery absent detection routine. A POR or \overline{CE} toggle also clears the fault.

Output Overvoltage Protection (Applies To All Versions)

The bqSWITCHER provides a built-in overvoltage protection to protect the device and other components against damages if the battery voltage gets too high, as when the battery is suddenly removed. When an overvoltage condition is detected, this feature turns off the PWM and STATx pins. The fault is cleared once V_{IBAT} drops to the recharge threshold (V_{OREG} - V_{RCH}).

Inductor, Capacitor, and Sense Resistor Selection Guidelines

The bqSWITCHER provides internal loop compensation. With this scheme, best stability occurs when LC resonant frequency, f_o is approximately 16 kHz (8 kHz to 32 kHz). Equation 7 can be used to calculate the value of the output inductor and capacitor. Table 2 provides a summary of typical component values for various charge rates.

$$f_0 / \frac{1}{2\theta \times \sqrt{L_{\text{OUT}} \times C_{\text{OUT}}}}$$
 (7)

Table 2. Output Components Summary

CHARGE CURRENT		0.5 A	1 A	2 A
Output inductor, L _{OUT}	17	22 μΗ	10 μΗ	4.7 μH
Output capacitor, C _{OUT}		4.7 μF	10 μF	22 μF (or 2 × 10 μH) ceramic
Sense resistor, R _(SNS)		0.2 Ω	0.1 Ω	0.05 Ω



Battery Detection

For applications with removable battery packs, bqSWITCHER provides a battery absent detection scheme to reliably detect insertion and/or removal of battery packs.




Figure 13. Battery Detection for bg2412x ICs

The voltage at the BAT pin is held above the battery recharge threshold, V_{OREG} – V_{RCH} , by the charged battery following fast charging. When the voltage at the BAT pin falls to the recharge threshold, either by a load on the battery or due to battery removal, the bqSWITCHER begins a battery absent detection test. This test involves enabling a detection current, $I_{DISCHARGE1}$, for a period of $t_{DISCHARGE1}$ and checking to see if the battery voltage is below the short circuit threshold, V_{SHORT} . Following this, the wake current, I_{WAKE} is applied for a period of t_{WAKE} and the battery voltage is checked again to ensure that it is above the recharge threshold. The purpose of this current is to attempt to *close* an open battery pack protector, if one is connected to the bqSWITCHER.

Passing both of the discharge and charge tests indicates a battery absent fault at the STAT pins. Failure of either test starts a new charge cycle. For the absent battery condition, typically the voltage on the BAT pin rises and falls between 0V and V_{OVP} thresholds indefinitely.




Figure 14. Battery Detect Timing Diagram

Battery Detection Example

In order to detect a *no battery* condition during the discharge and wake tests, the maximum output capacitance should not exceed the following:

a. Discharge (
$$I_{DISCHRG1} = 400 \, \mu A$$
, $t_{DISCHRG1} = 1s$, $V_{SHORT} = 2V$)

$$C_{MAX_DIS} \sqrt{\frac{I_{DISCHRG1} \times t_{DISCHRG1}}{V_{OREG} / V_{SHORT}}}$$

$$C_{MAX_DIS} \sqrt{\frac{400 \, \theta A \times 1s}{4.2 \, V / 2 \, V}}$$

$$C_{MAX_DIS} \sqrt{182 \, \theta F}$$
b. Wake ($I_{WAKE} = 2 \, mA$, $t_{WAKE} = 0.5 \, s$, $V_{OREG} - V_{RCH} = 4.1V$)
$$C_{MAX_WAKE} \sqrt{\frac{I_{WAKE} \times t_{WAKE}}{V_{OREG} / V_{RCH}} / 0 \, V}$$

$$C_{MAX_WAKE} \sqrt{\frac{2 \, mA \times 0.5s}{(4.2 \, V / 0.1 \, V) / 0V}}$$

$$C_{MAX_WAKE} \sqrt{\frac{244 \, \theta F}{244 \, \theta F}}$$
(9)

Based on these calculations the recommended maximum output capacitance to ensure proper operation of the battery detection scheme is 100 μ F which will allow for process and temperature variations.

Figure 15 shows the battery detection scheme when a battery is inserted. Channel 3 is the output signal and Channel 4 is the output current. The output signal switches between V_{OREG} and GND until a battery is inserted. Once the battery is detected, the output current increases from 0A to 1.3A, which is the programmed charge current for this application.






Figure 15. Battery Detection Waveform When a Battery is Inserted

Figure 16 shows the Battery Detection scheme when a battery is removed. Channel 3 is the output signal and Channel 4 is the output current. When the battery is removed, the output signal goes up due to the stored energy in the inductor and it crosses the $V_{OREG}-V_{RCH}$ threshold. At this point the output current goes to 0A and the IC terminates the charge process and turns on the $I_{DISCHG2}$ for $I_{DISCHG2}$. This causes the output voltage to fall down below the $V_{OREG}-V_{RCHG}$ threshold triggering a *Battery Absent* condition and starting the Battery Detection scheme.




Figure 16. Battery Detection Waveform When a Battery is Removed



Current Sense Amplifier

BQ2412X family offers a current sense amplifier feature that translates the charge current into a DC voltage. Figure 17 is a block diagram of this feature.




Figure 17. Current Sense Amplifer

The voltage on the ISET2 pin can be used to calculate the charge current. Equation 10 shows the relationship between the ISET2 voltage and the charge current:

$$I_{CHARGE} / \frac{V_{ISET2} \times K_{(ISET2)}}{R_{SNS} \times R_{ISET2}}$$
(10)

This feature can be used to monitor the charge current during the current regulation phase (Fastcharge only) and the voltage regulation phase. The schematics for the application circuit for this waveform is shown in Figure 2




Figure 18. Current Sense Amplifier



SYSTEM DESIGN EXAMPLE AND APPLICATIONS INFORMATION

The following section provides a detailed system design example for the bq24120.

System Design Specifications:

- $V_{IN} = 16V$
- $V_{BAT} = 4.2V (1-Cell)$
- $I_{CHARGE} = 1.33 A$
- $I_{PRECHARGE} = I_{TERM} = 133 \text{ mA}$
- Safety Timer = 5.0 hours
- Inductor Ripple Current = 30% of Fast Charge Current
- Initiate Charge Temperature = 0°C to 45°C
- 1. Determine the inductor value (L_{OUT}) for the specified charge current ripple:

$$\begin{array}{c} \mathsf{L}_{\mathsf{OUT}} \sqrt{\frac{\mathsf{V}_{\mathsf{BAT}} \times \mathsf{V}_{\mathsf{INMAX}} / \mathsf{V}_{\mathsf{BAT}} [}{\mathsf{V}_{\mathsf{INMAX}} \times f \times \theta \, \mathsf{I}_{\mathsf{L}}}} \\ \mathsf{L}_{\mathsf{OUT}} \sqrt{\frac{4.2 \times (16 / 4.2)}{16 \times (1.1 \times 10^6) \times (1.33 \times 0.3)}} \\ \mathsf{L}_{\mathsf{OUT}} \sqrt{7.06 \, \mathsf{H}} \\ \mathsf{Set} \ \mathsf{the} \ \mathsf{output} \ \mathsf{inductor} \ \mathsf{to} \ \mathsf{standard} \ \mathsf{10} \ \mathsf{\mu} \mathsf{H}. \ \mathsf{Calculate} \ \mathsf{the} \ \mathsf{total} \ \mathsf{ripple} \ \mathsf{current} \ \mathsf{with} \\ \mathsf{Set} \times \mathsf{V}_{\mathsf{BAT}} \times \mathsf{V}_{\mathsf{INMAX}} / \mathsf{V}_{\mathsf{BAT}} [\end{array}$$

(11)

Set the output inductor to standard 10 μH. Calculate the total ripple current with using the 10 μH inductor:

$$\theta \, {\rm I_L} \, \sqrt{ \, \frac{{\rm V_{BAT} \times \, V_{INMAX} / \, \, V_{BAT}}}{{\rm V_{INMAX} \times f \times L_{OUT}}} } }$$

$$\theta \, I_L \, / \, \, \frac{4.2 \times (16 \, / \, \, 4.2)}{16 \times (1.1 \times 10^6) \times (10 \times 10^{/\,6})}$$

$$\theta$$
 I_L $\sqrt{}$ 0.282 A (12)

Calculate the maximum output current (peak current):

$$I_{LPK} / I_{OUT} \times \frac{\theta I_L}{2}$$
 $I_{LPK} / 1.33 \times \frac{0.282}{2}$

$$I_{LPK} / 1.471 \text{ A}$$
 (13)

Use standard 10 μH inductor with a saturation current higher than 1.471A. (i.e., Sumida CDRH74-100)

2. Determine the output capacitor value (C_{OUT}) using 16 kHz as the resonant frequency:

$$f_{
m O} \sqrt{ \ \ \, rac{1}{2 \ \ \, rac{1}{L_{
m OUT} imes C_{
m OUT}}} }$$
 $C_{
m OUT} / \frac{1}{4^{-2} imes f_{
m o}^{-2} imes L_{
m OUT}}$ $C_{
m OUT} / \frac{1}{4^{-2} imes (16 imes 10^3)^2 imes (10 imes 10^{/6})}$

$$C_{OUT} \sqrt{9.89 \, \theta F}$$
 (14)

Use standard value 10 μ F, 25V, X5R, \pm 20% ceramic capacitor (i.e., Panasonic 1206 ECJ-3YB1E106M



SYSTEM DESIGN EXAMPLE AND APPLICATIONS INFORMATION (continued)

3. Determine the sense resistor using the following equation:

$$R_{SNS} imes rac{V_{RSNS}}{I_{CHARGE}}$$
 (15)

In order to get better current regulation accuracy ($\pm 10\%$), let V_{RSNS} be between 100 mV and 200 mV. Use $V_{RSNS} = 100$ mV and calculate the value for the sense resistor.

$$R_{SNS} imes rac{100 \text{ mV}}{1.33 \text{ A}}$$

$$R_{SNS} \times 0.075 \theta$$
 (16)

This value is not standard in resistors. If this happens, then choose the next larger value which in this case is 0.1Ω . Using the same equation (15) the actual V_{RSNS} will be 133mV. Calculate the power dissipation on the sense resistor:

$$P_{RSNS} / 1.33^2 \times 0.1$$

Select standard value 100 m Ω , 0.25W 0805, 1206 or 2010 size, high precision sensing resistor. (i.e., Vishay CRCW1210-0R10F)

4. Determine ISET 1 resistor using the following equation:

$$R_{ISET1} / \frac{K_{ISET1} \times V_{ISET1}}{R_{SNS} \times I_{CHARGE}}$$

$$R_{ISET1} / \frac{1000 \times 1.0}{0.1 \times 1.33}$$

$$R_{ISET1} / 7.5 k\theta$$
 (18)

Select standard value 7.5 kΩ, 1/16W ±1% resistor (i.e., Vishay CRCWD0603-7501-F)

5. Determine ISET 2 resistor using the following equation:

$$R_{ISET2} / \frac{K_{ISET2} \times V_{ISET2}}{R_{SNS} \times I_{PRECHARGE}}$$

$$R_{ISET2} / \frac{1000 \times 0.1}{0.1 \times 0.133}$$

$$R_{ISET2} / 7.5 k\theta$$
 (19)

Select standard value 7.5 k Ω , 1/16W ±1% resistor (i.e., Vishay CRCWD0603-7501-F)

6. Determine TTC capacitor (C_{TTC}) for the 5.0 hours safety timer using the following equation:

$$C_{TTC} \times \frac{t_{CHARGE}}{K_{TTC}}$$

$$\rm C_{TTC} \times \frac{300~m}{2.6~m/nF}$$

$$C_{TTC} \times 115.4 \text{ nF}$$
 (20)

Select standard value 100 nF, 16V, X7R, ±10% ceramic capacitor (i.e., Panasonic ECJ-1VB1C104K). Using this capacitor the actual safety timer will be 4.3 hours.

7. Determine TS resistor network for an operating temperature range from 0°C to 45°C.



SYSTEM DESIGN EXAMPLE AND APPLICATIONS INFORMATION (continued)




Figure 19. TS Resistor Network

Assuming a 103AT NTC Thermistor on the battery pack, determine the values for RT1 and RT2 using the following equations:

RT2
$$\frac{V_{O(VTSB)} \times RTH_{COLD} \times RTH_{HOT} \times \left[\frac{1}{V_{LTF}} \sqrt{\frac{1}{V_{HTF}}}\right]}{RTH_{HOT} \times \left(\frac{V_{O(VTSB)}}{V_{HTF}} / 1\right) / RTH_{COLD} \times \left(\frac{V_{O(VTSB)}}{V_{LTF}} / 1\right)}$$

RT1
$$\frac{\frac{\text{O(VTSB)}}{\text{V}_{LTF}}}{\frac{1}{\text{RT2}}/\frac{1}{\text{RTH}_{COLD}}}$$
 (21)

$$RTH_{COLD} \times 27.28 \text{ k}\theta$$

$$RTH_{HOT} \times 4.912 \text{ k}\theta$$

RT1
$$\times$$
 9.31 k θ

$$RT2 \times 442 \text{ k}\theta$$
 (22)



APPLICATION INFORMATION

Charging Battery and Powering System Without Affecting Battery Charge and Termination




Figure 20. Application circuit for charging a battery and powering a system without affecting termination

The bqSWITCHER was designed as a stand-alone battery charger but can be easily adapted to power a system load, while considering a few minor issues.

Advantages:

- 1. The charger controller is based only on what current goes through the current-sense resistor (so precharge, constant current, and termination all work well), and is not affected by the system load.
- 2. The input voltage has been converted to a usable system voltage with good efficiency from the input.
- 3. Extra external FETs are not needed to switch power source to the battery.
- 4. The TTC pin can be grounded to disable termination and keep the converter running and the battery fully charged, or let the switcher terminate when the battery is full and then run off of the battery via the sense resistor.

Other Issues:

- 1. If the system load current is large (≥ 1 A), the IR drop across the battery impedance causes the battery voltage to drop below the refresh threshold and start a new charge. The charger would then terminate due to low charge current. Therefore, the charger would cycle between charging and termination. If the load is smaller, the battery would have to discharge down to the refresh threshold resulting in a much slower cycling. Note that grounding the TTC pin keeps the converter on continuously.
- 2. If TTC is grounded, the battery is kept at 4.2 V (not much different than leaving a fully charged battery set unloaded).
- 3. Efficiency declines 2-3% hit when discharging through the sense resistor to the system.

SLUS688-MARCH 2006



THERMAL CONSIDERATIONS

Thermal Considerations

The SWITCHER is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled: QFN/SON PCB Attachment (SLUA271).

The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{(JA)} / \frac{T_J \times T_A}{P}$$
 (23)

Where:

 T_J = chip junction temperature

 T_A = ambient temperature

P = device power dissipation

Factors that can greatly influence the measurement and calculation of θ_{JA} include:

- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether or not other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from the following equation:

$$P = [Vin \times lin - Vbat \times lbat]$$

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. (See Figure 11.)





PCB LAYOUT CONSIDERATION

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the power input capacitors, connected from input to PGND, should be placed as close as possible to the bqSWITCHER. The output inductor should be placed directly above the IC and the output capacitor connected between the inductor and PGND of the IC. The intent is to minimize the current path loop area from the OUT pin through the LC filter and back to the PGND pin. The sense resistor should be adjacent to the junction of the inductor and output capacitor. Route the sense leads connected across the R_{SNS} back to the IC, close to each other (minimize loop area) or on top of each other on adjacent layers. BAT and SNS traces should be away from high di/dt traces such as the OUT pin. Use an optional capacitor downstream from the sense resistor if long (inductive) battery leads are used.
- Place all small-signal components (C_{TTC}, RSET1/2 and TS) close to their respective IC pin (do not place components such that routing interrupts power stage currents). All small *control* signals should be routed away from the high current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (3 vias per capacitor for power-stage capacitors, 3 vias for the IC PGND, 1 via per capacitor for small-signal components). A *star* ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is not a ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET. The *thermal* vias in the IC PowerPAD™ provide the return-path connection.
- The bqSWITCHER is packaged in a thermally enhanced MLP package. The package includes a thermal pad
 to provide an effective thermal contact between the IC and the PCB. Full PCB design guidelines for this
 package are provided in the application report entitled: QFN/SON PCB Attachment (SLUA271). Six 10-13 mil
 vias are a minimum number of recommended vias, placed in the IC's power pad, connecting it to a ground
 thermal plane on the opposite side of the PWB. This plane must be at the same potential as V_{SS} and PGND
 of this IC
- See user guide SLUU200 for an example of good layout.



PACKAGE OPTION ADDENDUM

14-Mar-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
BQ24120RHLR	ACTIVE	QFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24120RHLRG4	ACTIVE	QFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24120RHLT	ACTIVE	QFN	RHL	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24120RHLTG4	ACTIVE	QFN	RHL	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24123RHLR	ACTIVE	QFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24123RHLRG4	ACTIVE	QFN	RHL	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24123RHLT	ACTIVE	QFN	RHL	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24123RHLTG4	ACTIVE	QFN	RHL	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RHL (R-PQFP-N20)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






THERMAL PAD MECHANICAL DATA RHL (R-PQFP-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHL (R-PQFP-N20)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated