LTR																	_								
							DES	CRIP	TION	1								DAT	E (Y	R-MO-	DA)	A	PPR	OVE	, ,
A	Make Edit	cha oria	nges Ichi	to t anges	able thr	I, ough	tab out	le I	I, 4	4.3.	1, 6	5.4,	an	d fi	gur	e 3.		19	89 (JAN	27	Ņ	la.	i, k	T K
В	Add to t thro	able	Ι, ΄	ype O figur	2. e 2,	Add and	one fig	ven jure	dor. 3.	, CA Ma	GE 4 ke e	1427 edit	0. ori	Mak al c	e c han	hang ges	es	199	90 M	AR 2	28		10	, K	1 K
REV	<u> </u>	Т	Т	Т	Γ								[Γ				Γ			Γ		_	.	
SHEET		-+	+	+-	\vdash			┢─		-				+	-	┣			┢──		┢				╂
REV		-	+		1		-		-	<u> </u>						<u> </u>	┢──	-		-	\vdash				┢──
SHEET		1	T		Ī														<u> </u>		1-				
REV ST	ATUS	Ĺ	REV		В	А	В	В	В	В	В		В	A	Α	В	В	В	В						
OF SH	EETS		SHEE	ET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15						
N D	TANDARDIZED MILITARY DRAWING MILITARY APPROVEDRY							n ne V	2		DEFENSE ELECTRONIC DAYTON, OH MICROCIRCUIT, LINEAR, INTERFACE, MONOLITHIC				HO 45444 CMOS ARINC BUS										
FOR USE AND	BY ALL AGENCI	ING IS AVAILABLE ALL DEPARTMENTS ENCIES OF THE ENT OF DEFENSE A A B ING IS AVAILABLE DRAWING APPROVAL BANK 21 APRIL 1988 REVISION LEVEL B								SIZE A	БНЕ	6	672	CODE 268		OF	590	6 2 -	-80	68	80				

SEP 87

* U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129/60911

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E1633

1. SCOPE			
1.1 Scope. This drawing describes devi with 1.2.1 of MIL-STD-883, "Provisions for non-JAN devices".	ice requiren the use of	ments for class B m [.] MIL-STD-883 in com	icrocircuits in accordance njunction with compliant
1.2 <u>Part number</u> . The complete part num	nber shall b	e as shown in the t	following example:
<u>5962-86880</u> 01	-	<u>q</u> 	X
Drawing number Device (1.2.		Case outline (1.2.2)	Lead finish per MIL-M-38510
1.2.1 <u>Device types</u> . The device types s	shall identi	fy the circuit fund	tion as follows:
Device type Generic numbe	er	Circuit funct	tion
01 HS3282 02 HI8282		MOS ARINC bus inten MOS ARINC bus inten	
1.2.2 <u>Case outlines</u> . The case outlines as follows:	shall be a	s designated in app	pendix C of MIL-M-38510, and
Outline letter		Case outline	
Q D-5 (40-1e X C-5 (44-te	ead, 2.096" erminal, .66	x .620" x .225"), (52" x .662" x .120")	dual-in-line package), square chip carrier package
1.3 <u>Absolute maximum ratings. 2</u> /			
Supply voltage (V_{CC})	and 5)	7.0 V dc GND -0.3 V 29 V dc 1 65°C to -	/ dc to V _{CC} +0.3 V dc co +29 V dc +150°C
Case Q		1.25 W at +175°C	: +25°C 3/ +25°C <u>3</u> / 38510, appendix C
1.4 Recommended operating conditions.			
Supply voltage (V _{CC})			
Logic "1" input voltage (VIH) Logic "0" input voltage (VIL) Null input voltage (VIN) Common mode voltage V (V _{CH})		6.7 V dc m 6.7 V dc 2.5 V dc 5 V dc m	ninimum to 13 V dc maximum minimum to -13 V dc maximum minimum to +2.5 V dc maximum nimum to +5 V dc maximum
1/ This circuit was designed to be compatent specification 429 serial communication this drawing. 2/ All voltages referenced to V _{SS} . 3/ Derate above +25°C, 12.5 mW/°C for case	s protocol.	The applicable sp	tio, Incorporated (ARINC), ecifications are designed in
STANDARDIZED	SIZE		
MILITARY DRAWING	A		5962-86880
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2
DESC FORM 193A SEP 87			* U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

11月 3902-00000020A 供加陷 B1-directional inputs 2.1 V dc minimum 0.7 V dc maximum All other inputs: 3.5 V dc minimum 0.7 V dc maximum 2. APPLICABLE DOCUMENTS 2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-M-38510 - Microcircuits, General Specification for. STANDARD MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. BULLETIN MILITARY MIL-BUL-103 ~ List of Standardized Military Drawings (SMD's). (Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein. 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1. 3.2.2 Block diagram. The block diagram shall be as specified on figure 2. 3.2.3 Switching waveforms. The switching waveforms shall be as specified on figure 3. 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein. 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. SIZE STANDARDIZED А 5962-86880 MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET DAYTON, OHIO 45444 3 DESC FORM 193A # U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033 SEP 87

	1	r			1	<u> </u>		r
Test	Symbol 	 _55° unless	Conditions C < T _A < +125°C therwise specifie	type	Group A subgroups		nits Max	l Uni
Logic "1" output voltage	I VOH	I _{OH} = - V _{CC} = 5	1.5 mA, 5.0 V	E FA	1, 2, 3	2.7		v
Logic "O" output voltage	VOL	I _{OL} = 1 V _{CC} = 5	.8 mA, 5.0 V	A11	1, 2, 3		0.4	V
Output capacitance	C _O	$T_A = +2$	25°C <u>1</u> /	A11	4	 	15	pF
Supply current (standby)	I _{CC1}	V _{CC} = 5 V _{IN} = 0	5.25 V, V	A11	1, 2, 3		20	mA
Supply current (operation)	I ^I CC2	V _{CC} = 5	5.25 V <u>2</u> /	A11	1, 2, 3		20	mA
Input leakage <u>3</u> /	IIL	VIN = 0	γ	01	1, 2, 3	-75		μ A
		 VIN = C pull-up	V, maximum current	02		-20		
	II IH	V _{IN} = V	'cc	A11	1, 2, 3		10	μA
Input leakage (bi- directional input)	III	0 V <u><</u> V	IN <u>×</u> VCC	A11	1, 2, 3	-1.5	1.5	μ A
Input leakage (ARINC input)	IIL	V _{IN} = 0	٧	A11	1, 2, 3	-450		μA
Input leakage (ARINC input)	IIH	V _{IN} = V	IH	01	1, 2, 3		200	μA
		VCC = 5 VIN = V	.25 V, CC	02			200	
Input impedance to Y _{CC} (ARINC input)	IR _H	 		All	4, 5, 6	12		kΩ
Input capacitance to V _{CC} (ARINC input)	CH	T _A = +2	5°C <u>1</u> /	A11	4		20	рF
See footnotes at end of STANDARD	IZED		SIZE	T				
	_	NTED	A		59	62-8688	0	
DEFENSE ELECTRONICS DAYTON, OHK		NIER	REV	ISION LEVEL		SHEET		

SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

Test	Symbol	-55°C	Condition: $\leq T_A \leq +1$.25°C	Device type	 Group A subgroups		mits	l Un I
Input capacitance to GND (ARINC input)	IC _G	$\frac{\text{unless}}{T_{A}} = +25$		specified	A11	4	Min	<u>Max</u> 20	l I pF
Differential input impedence (ARINC input)	RI				 A11 	4, 5, 6	12		 ks
Input capacitance (all other inputs)	CI	T _A = +25	°C <u>1</u> /		A11	4		 15 	 pF
Input impedance to GND (ARINC input)	RG	· · · · · · · · · · · · · · · · · · ·			A11	4, 5, 6	12	 	 ki
Differential input capacitance (ARINC input	CI	T _A = +25	°C <u>1</u> /		 A11 	4 		 20 	 p -
Clock frequency	FC	$V_{CC} = 4.$ 50% duty	75 V and cycle <u>5</u>	5.25 V,	A11	7,8			I MI
Data rate	IF _D	V _{CC} = 4.	75 V and	5.25 V	A]]	7,8	•••• 	100	l k
Data select to data enable time	tSELEN	See figu	re 3		A11	 9, 10, 11 	20		 n
Output data disable time	tDATAEN	See figu	re 3 <u>1</u> /		01	9, 10, 11 		30	 n:
Control word register strobe pulse width	¢CWSTR	See figu	re 3		A11	9, 10, 11	130		 n:
Transmitter ready delay time	t _{TX/R}	See figu	re 3		A11	9, 10, 11		840	 n
See footnotes at end of									
STANDARD MILITARY DR		SIZE A			5	962-868	80		

DESC FORM 193A SEP 87

✿ U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

.

1	۱ ۲ ۲	נסחם י ר י זי C	tions \ ≤ +125°C	<u>4</u> /	Device type		roup bgro			nits 1	!
<u> </u>	unles	sother	wise spec	ified		l		ups.	Min	Max	
tDWSET	See fi	gure 3			A11	9,	10,	11	110	1 	
t DWHLD	 See fig	jure 3			01	9,	10,	11	i	 	Ī
t tendat	See fig	gure 3	$\frac{FD = 12}{FD = 100}$	5 kbps kbps	1	9,	10,	11		200	
t _{BIT}	See fig	jure 3	$\frac{FD = 12}{FD = 100}$	5 kbps kbps	A11	 9,	10,	11	39.6		
I I t _{NUL}	 See fig	ure 3	FD = 12. FD = 100	5 kbps	A11	 9,	10,	11			Γ
tDTX/R	 				01	 9,	10,	11			í F I
	See fig	jure 3			02					38.5	
tentxr	See fig	jure 3			 A11	9,	10,	11	0	3.5	
L GAP	 See fig	jure 3	FD = 12. FD = 100	5 kbps kbps	 A11 	9,	10,	11]
I ^t enpl	See fig	jure 3	<u> </u>		A11	9,	10,	11		40.4	
 t _{PLEN}	See fig	ure 3			A11	9,	10,	11	0		[
t _{TX/REN}	See fig	jure 3			A11	9,	10,	11	0		Г I
t CWSET	See fig	ure 3				9,	10,				
table ZED		SIZE	. T		T						
AWING		Α						<u>59</u>	62-8688	0	_
	tendat twul tendat trul trul totx/r tentxr tentxr tentxr tentxr table	tDWSET See fig tDWHLD See fig tENDAT See fig tBIT See fig tNUL See fig tDTX/R See fig tENTXR See fig table See fig table ZED AWING See fig	tDWSETSee figure 3tDWHLDSee figure 3tENDATSee figure 3tBITSee figure 3tNULSee figure 3tDTX/RSee figure 3tENTXRSee figure 3tENTXRSee figure 3tENTXRSee figure 3tENPLSee figure 3tENPLSee figure 3tTX/RENSee figure 3tAULENSee figure 3	tDWSET See figure 3 tDWHLD See figure 3 tENDAT See figure 3 FD = 12. tBIT See figure 3 tNUL See figure 3 FD = 12. tNUL See figure 3 FD = 12. tNUL See figure 3 FD = 12. tNUL See figure 3 FD = 100 tDTX/R See figure 3 See figure 3 FD = 12. FD = 100 tENTXR See figure 3 tGAP See figure 3 FD = 100 tENPL See figure 3 tPLEN See figure 3 tPLEN See figure 3 tATX/REN See figure 3 tCWSET See figure 3 table SUZE AWING SUZE	tDWSET See figure 3 tDWHLD See figure 3 tENDAT See figure 3 FD = 12.5 kbps tBIT See figure 3 FD = 12.5 kbps tNUL See figure 3 FD = 12.5 kbps tNUL See figure 3 FD = 12.5 kbps tNUL See figure 3 FD = 12.5 kbps tDTX/R See figure 3 See figure 3 FD = 12.5 kbps tDTX/R See figure 3 FD = 100 kbps FD = 100 kbps tENTXR See figure 3 FD = 100 kbps FD = 100 kbps tENTXR See figure 3 FD = 100 kbps FD = 100 kbps tENPL See figure 3 FD = 100 kbps FD = 100 kbps tENPL See figure 3 tTX/REN See figure 3 tCWSET See figure 3 table Size A A	tDWSETSee figure 3A11tDWHLDSee figure 3 01 tENDATSee figure 3 $FD = 12.5 \text{ kbps}$ A11tBITSee figure 3 $FD = 12.5 \text{ kbps}$ A11tNULSee figure 3 $FD = 12.5 \text{ kbps}$ A11tNULSee figure 3 $FD = 100 \text{ kbps}$ A11tDTX/RSee figure 3 $FD = 100 \text{ kbps}$ A11tDTX/RSee figure 3 $FD = 100 \text{ kbps}$ O1See figure 3 $FD = 100 \text{ kbps}$ O1tENTXRSee figure 3 $FD = 100 \text{ kbps}$ A11tGAPSee figure 3 $FD = 100 \text{ kbps}$ A11tFNLSee figure 3 $FD = 100 \text{ kbps}$ A11tFNLSee figure 3 $FD = 100 \text{ kbps}$ A11tCWSETSee figure 3 $A11$ $A11$ tCWSETSee figure 3 $A11$ $O2$ tableSee figure 3 $O1$ $O2$	tDWSET See figure 3 All 9, tDWHLD See figure 3 01 9, tENDAT See figure 3 FD = 12.5 kbps All 9, tENDAT See figure 3 FD = 12.5 kbps All 9, tBIT See figure 3 FD = 12.5 kbps All 9, tBIT See figure 3 FD = 100 kbps All 9, tDTX/R See figure 3 FD = 100 kbps All 9, tDTX/R See figure 3 FD = 100 kbps O2 tENTXR See figure 3 FD = 100 kbps O2 tENTXR See figure 3 FD = 100 kbps O2 tENTXR See figure 3 FD = 100 kbps O2 tENTXR See figure 3 FD = 100 kbps O2 tENTXR See figure 3 All 9, All 9, tENTXR See figure 3 All 9, All 9, tENTXR See figure 3 All 9, All 9, tENPL See figure 3 All 9, Q2 tAll 9, Q2 Q2 Q2 table See figure 3 Q2 Q2 <	tDWSET See figure 3 All 9, 10, tDWHLD See figure 3 01 9, 10, tENDAT See figure 3 FD = 12.5 kbps All 9, 10, tENDAT See figure 3 FD = 100 kbps All 9, 10, tBIT See figure 3 FD = 100 kbps All 9, 10, tBIT See figure 3 FD = 100 kbps All 9, 10, tNUL See figure 3 FD = 100 kbps All 9, 10, tDTX/R See figure 3 FD = 12.5 kbps All 9, 10, tENTXR See figure 3 FD = 100 kbps 02 tENTXR See figure 3 FD = 100 kbps 02 tENTXR See figure 3 FD = 100 kbps 02 tENTXR See figure 3 All 9, 10, 9, 10, tENTXR See figure 3 All 9, 10, 9, 10, tENTXR See figure 3 All 9, 10, 9, 10, tENTXR See figure 3 All 9, 10, 9, 10, tENPL See figure 3 All 9, 10, 02 tAURS See figure 3 O1 9, 10, tCWSET See figure 3<	tDWSET See figure 3 A11 9, 10, 11 tDWHLD See figure 3 01 9, 10, 11 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 tNUL See figure 3 FD = 12.5 kbps A11 9, 10, 11 tDTX/R See figure 3 FD = 12.5 kbps A2 tENTXR See figure 3 FD = 100 kbps 02 tENTXR See figure 3 FD = 100 kbps 02 tENTXR See figure 3 A11 9, 10, 11 tGAP See figure 3 A11 9, 10, 11 tPLEN See figure 3 A11 9, 10, 11 tTX/REN See figure 3 A11 9, 10, 11 tCMSET See figure 3 A11 9, 10, 11 tTX/REN See figure 3 A11 9, 10, 11 tCMSET See figure 3 01 <td>tDWSET See figure 3 A11 9, 10, 11 110 tDWHLD See figure 3 01 9, 10, 11 0 02 20 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 0 02 20 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 tNUL See figure 3 FD = 100 kbps A11 9, 10, 11 39.6 tNUL See figure 3 FD = 100 kbps A11 9, 10, 11 39.6 tDTX/R See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 tENTXR See figure 3 FD = 100 kbps 02 </td> <td>tDWSET See figure 3 A11 9, 10, 11 11 10 tDWHLD See figure 3 01 9, 10, 11 0 02 20 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 1200 25 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 40.4 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 40.4 tWUL See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 40.4 tDTX/R See figure 3 FD = 12.5 kbps A11 9, 10, 11 400 See figure 3 FD = 12.5 kbps 02 38.5 3.5 tENTXR See figure 3 FD = 12.5 kbps 02 38.5 tENTXR See figure 3 A11 9, 10, 11 0 0 tGAP See figure 3 FD = 12.5 kbps A11 9, 10, 11 0 0 tENTXR See figure 3 A11 9, 10, 11 0 0 0 0 tENPL See figure 3</td>	tDWSET See figure 3 A11 9, 10, 11 110 tDWHLD See figure 3 01 9, 10, 11 0 02 20 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 0 02 20 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 tNUL See figure 3 FD = 100 kbps A11 9, 10, 11 39.6 tNUL See figure 3 FD = 100 kbps A11 9, 10, 11 39.6 tDTX/R See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 tENTXR See figure 3 FD = 100 kbps 02	tDWSET See figure 3 A11 9, 10, 11 11 10 tDWHLD See figure 3 01 9, 10, 11 0 02 20 tENDAT See figure 3 FD = 12.5 kbps A11 9, 10, 11 1200 25 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 40.4 tBIT See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 40.4 tWUL See figure 3 FD = 12.5 kbps A11 9, 10, 11 39.6 40.4 tDTX/R See figure 3 FD = 12.5 kbps A11 9, 10, 11 400 See figure 3 FD = 12.5 kbps 02 38.5 3.5 tENTXR See figure 3 FD = 12.5 kbps 02 38.5 tENTXR See figure 3 A11 9, 10, 11 0 0 tGAP See figure 3 FD = 12.5 kbps A11 9, 10, 11 0 0 tENTXR See figure 3 A11 9, 10, 11 0 0 0 0 tENPL See figure 3

DESC FORM 193A SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

重询"5962-8688002QABI供业障lectrical performance characteristics - Continued.

Test	Symbol		Conditions	4/	Device		roup			mits	Uni
	 	unless	°C < TA < +12 s otherwise s	ecified	l type	sut	ogrou	ip s	Min	Max	
Control word hold time	tCWHLD	See fig	jure 3			9,	10,	11	0	 	ns
	ļ				02	Ĺ			40	ļ ļ	
Parallel load pulse width	tpL	 See fig 	gure 3		A11	9,	10,	11	200	 	ns
Parallel load 1 to parallel load 2 delay	tPL12	See fig	gure 3		A11	9,	10,	11	0	 	ns
Clock rise time	tLHC	 See fig	jure 3 <u>1</u> /		01	9, 	10,	11	 	10	ns
Master reset pulse	t _{MR}	 See fig	jure 3		01	9,	10,	11	200	<u> </u>	ns
width				·	02	ļ			400	ļ	ļ
Receiver device ready time from 32nd data	tD/R2	See figu 6/	$re 3 \frac{FD = 1}{FD = 1}$	2.5 kbps 00 kbps	A11	9,	10,	11	 	128	μS
bit	 				ļ	ļ			ļ	16	
Device ready to enable time	tD/REN	See fig	gure 3		A11	9,	10,	11	0		ns
Data enable pulse width	t _{EN}	See fig	gure 3		01	9,	10,	11	200	 	i ns
	<u> </u>	1			02	<u> </u>			240	[
Data enable to data enable time	tenen	See fig	gure 3		A11	9, 	10,	11	50		ns
Data enable to device ready time	t _{END/R}	See fig	jure 3		A11	9,	10,	11	 	200	ns
Output data valid to enable time	tendata	See fig	gure 3		A11	9,	10,	11	 	200	ns
Data enable to data	tENSEL	See fig	gure 3		01	9,	10,	11	_20	↓ ↓	ns
select time	1	1			02				50	1	
<pre>1/ Guaranteed but only 2/ VIN = Logic "1" for 3/ For case Q: Pins 8, For case X: Pins 10 4/ AC test conditions: 5/ 60 to 40 percent dut 6/ Same delay for 25-bi</pre>	all input 9, 10, 2 , 11, 12, V _{CC} = 5. y cycle i	s except 8, 29, 33 31, 32, 0 V. s accepta	pins 8 and 3 3, 34, 37, an 36, 37, 41, a	8 which a 1 39.		"0					

DAYTON,	оню	45444

DEFENSE ELECTRONICS SUPPLY CENTER

DESC FORM 193A SEP 87


* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

7


SHEET

REVISION LEVEL

B




★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904







★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904



REPEATER OPERATION TIMING





11月3.49021e204726312test lequivements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 15 devices, all input and output terminals tested, and no failures.

STANDARDIZED MILITARY DRAWING	SIZE A		Į	5962-86880	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	В	SHEET 13	

* U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

TABLE II. Electrical test red	urrements.
MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7,9
Group A test requirements (method 5005)	1,2,3,4,7,8, 9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

TABLE II. Electrical test requirements

* PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

- Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
- (2) T_A = +125°C, minimum.
- (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARDIZED MILITARY DRAWING	size A		Į	5962-86880	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	В	SHEET 14	

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

10,530 Configuration control of SMD's. All proposed changes to existing SMD's will be coordianted with the users of record for the individual documents. This coordiantion will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.4 Record of users. Military and industrial users shall inform Defense Electronic Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved sources of supply listed below are for information purposes only and are current only to the date of the last action of this document.

Military drawing part number 	Vendor CAGE number	Yendor similar part number <u>1</u> /
5962-8688001QX	34371	HS1-3282/883
5962-8688001XX	34371	HS4-3282/883
5962-8688002QX	44270	HI-8282CM
 5962-8688002XX 	44270	HI-8282SM

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE		Vendor name and address		
34371		Harris Semico P.O. Box 883 Melbourne, FL		
44270		Holt, Incorpor 9351 Jeronimo Irvine, CA 9	Road	
STANDARDIZED MILITARY DRAWING	size A		5962-86880	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 15	
DESC FORM 193A				

D KM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547