
旦申	5962-8868901QA"供应商 REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVEI
A	Added device types 03, 04, 05, and 06. Added electrical test limits for device types 03, 04, 05, and 06 to table I. Added vendor CAGE code 34335. Editorial changes throughout.	90-05-09	William K. He
В	Added device types 07, 08, 09, and 10. Added electrical parameters testing to table I for device 07, 08, 09, and 10. Added a new package for device 07. Editorial changes throughout.	92-03-25	1/0-1/0

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

B B 16 17	8 18 REV	B 19	B 20	В	В											•	
	18			В	В												
	18			В	В												
16 17	+	19	30			В	В	В	В	В	В	В	В	В	В	В	В
	REV		20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
		7		В	В	В	В	В	В	В	В	В	В	В	В	В	В
	SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A PREPARED BY Tim H. Nob						DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444											
ZED Y			Noh														
AILABLE ARTMENTS THE FENSE				eckman			COM	MUN	ICAT	-					•		
	DRAWI			DATE			0.7.7.	.	GA OF							_	
	REVIS	ION LE					SIZE A	•					59	62-8	3868	У	-
			В				SHEE	т	1			۰	76	·		Λ	
Z AI	ILABLE TMENTS IHE	CHECK T ILABLE TMENTS THE TNSE DRAWI	CHECKED BY Tim H. APPROVED BY WILLIAM ENSE DRAWING APP 89-0	CHECKED BY Tim H. Noh APPROVED BY THENTS THE ENSE	CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL	CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL	CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DAYTO MICROCIRCUIT, COMMUNICATION SILICON DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B Tim H. Noh APPROVE SIZE CAGE COD A 67268	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DAYTON, OR MICROCIRCUIT, DIG COMMUNICATION CON SILICON DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B Tim H. Noh APROVED BY COMMUNICATION CON SILICON SIZE CAGE CODE A 67268	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DAYTON, OHIO MICROCIRCUIT, DIGITAL COMMUNICATION CONTROL SILICON DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B Tim H. Noh DAYTON, OHIO SIZE CAGE CODE A 67268	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DAYTON, OHIO 4544 MICROCIRCUIT, DIGITAL, COMMUNICATION CONTROLLER SILICON DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B A 67268	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DAYTON, OHIO 45444 MICROCIRCUIT, DIGITAL, CMOS COMMUNICATION CONTROLLER, MO SILICON DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B Tim H. Noh DAYTON, OHIO 45444 MICROCIRCUIT, DIGITAL, CMOS COMMUNICATION CONTROLLER, MO SILICON SIZE CAGE CODE A 67268	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DAYTON, OHIO 45444 MICROCIRCUIT, DIGITAL, CMOS, SE COMMUNICATION CONTROLLER, MONOI SILICON DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL B Tim H. Noh DAYTON, OHIO 45444 MICROCIRCUIT, DIGITAL, CMOS, SE COMMUNICATION CONTROLLER, MONOI SILICON SIZE CAGE CODE A 67268	Tim H. Noh CHECKED BY Tim H. Noh APPROVED BY William K. Heckman DRAWING APPROVAL DATE 89-02-06 REVISION LEVEL Tim H. Noh DAYTON, OHIO 45444 MICROCIRCUIT, DIGITAL, CMOS, SERIA COMMUNICATION CONTROLLER, MONOLITH SILICON SIZE CAGE CODE 5962-88689 A 67268

1. SCOPE
查询"5962-8868901QA"供应商
<u>1.1 Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Frequency	<u>Circuit function</u>
01	z85c3006	6.0 MHz	Serial communication controller
02	z85c3008	8.0 MHz	Serial communication controller 2/
03	AM85C30-10	10.0 MHz	Serial communication controller with SDLC enhancements 1/
04	AM85C30-12	12.0 MHz	Serial communication controller with SDLC enhancements
05	AM85C30-16	16.0 MHz	Serial communication controller with SDLC enhancements 1/
06	AM85C30-08	8.0 MHz	Serial communication controller with SDLC enhancements $\overline{1}$
07	z85c3010	10.0 MHz	Serial communication controller 3/
08	z8523010	10.0 MHz	Serial communication controller with SDLC enhancements 1/
09	z8523016	16.0 MHz	Serial communication controller with SDLC enhancements 1/
10	z8523008	8.0 MHz	Serial communication controller with SDLC enhancements $\overline{1}$ /

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

Case outline

		(40-lead, 2.096" x .620" x .225"), dual-in-line package
X	CJ-1	(44-lead, .658" x .658" x .190"), square "J" lead chip carrier
Y	C-5	(44-terminal, .662" x .662" x .120"), square chip carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage (V _{CC}) Minimum high level input voltage (V _{IH}) Maximum low level input voltage (V _{II})	4.5 V dc minimum to 5.5 V dc maximum 2.2 V dc
Maximum low level input voltage (V_{τ_1})	0.8 V dc
Frequency of operation:	
Device type 01	0.5 MHz to 6.0 MHz
Device types 02, 06, 10	0.5 MHz to 8.0 MHz
Device types 03, 07, 08	0.5 MHz to 10 MHz
Device types 04	0.5 MHz to 12.5 MHz
Device types 05, 09	0.5 MHz to 16.4 MHz
Case operating temperature range (T _c)	-55°C to +125°C

- 1/ Device types 03, 05, 06 and 08, 09, 10 are not functionally identical.
- $\underline{2}$ / Device type 02 is not functionally identical with 06 or 10.
- 3/ Device type 07 is not functionally identical with 03 or 08.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MII -STD-883

- Test Methods and Procedures for Micmoelectronics.

BULLETIN

MILITARY

MTI -BUL -103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.4 <u>Timing diagrams and test circuits</u>. The timing diagrams and test circuits shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.7 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 3

DESC FORM 193A

查询"5962-8868901QA"供应商TABLE I. Electrical performance characteristics

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C V _{CC} = 5.00 V ±10% _1/	Group A subgroups	Device types	L	imits	Units
		unless otherwise specified			Min	Max	
High input voltage	v _{IH}		1, 2, 3	All	2.2	V _{cc} +0.3	٧
Low input voltage	V _{IL}				-0.3 <u>2</u> /	0.8	
Logic low output voltage	V _{OL}	I _{OL} = 2.0 mA V _{CC} = 4.5 V				0.5	
Logic high output voltage	V _{OH1}	I _{OH} = -1.6 mA V _{CC} = 4.5 V			2.4		
	V _{OH2}	$I_{OH} = -250 \ \mu A$ $V_{CC} = 4.5 \ V$			v _{cc} -0.8		
Power supply current	I _{CC}	V _{IH} = 4.8 V V _{IL} = 0.2 V V _{CC} = 5.0 V		01, 02, 06		30	mA
		V _{CC} = 5.0 V Oscillator off		03, 07, 08		18	
		oscittator orr		04, 05, 09		22	
				10		15	
Output leakage current low	I _{LOL}	v _{OUT} = 0.4 v v _{CC} = 5.5 v		All	-10		μΑ
Output leakage current high	I _{LOH}	v _{OUT} = 2.4 v v _{CC} = 5.5 v				+10	
Input low current	IIL	v _{IN} = 0.4 v v _{CC} = 5.5 v			-10		
Input high current	I _{IH}	V _{IN} = 2.4 V V _{CC} = 5.5 V				+10	
Input capacitance	cIN	fc = 1.0 MHz See 4.3.1c	4			10	pF
Output capacitance	COUT		:			15	
Bidirectional capacitance	c _{I/O}					20	
Functional test		See 4.3.1d V _{CC} = 4.5 V, 5.5 V	7, 8				

STANDARDIZED MILITARY DRAWING	SIZE À		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 4

查询"5962-8868901QA"供应商 Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.00 V \pm 10\% \frac{1}{2}$ unless otherwise specified	Group A subgroups	Ref.	Device types	Li	mits	Uni s
		unless otherwise specified				Min	Max	
Maximum frequency	f _{MAX}	See figure 3 V _{CC} = 4.5 V	9, 10, 11		05, 09	16.0		MF
maximum in equency:	MAX	1 · cc · · · · ·			04	12.0		
					03, 07, 08	10.0		
					02, 06, 10	8.0		
					01	6.0		
PCLK low width		See figure 3, read and write, interrupt, reset,		1	01	70	1000	
	twPCL	and cycle timings. C _L = 50 pF ±10%, V _{CC} = 4.5 V		·	02, 06, 10	50	1000	
		V _{CC} = 4.5 V			03, 07, 08	40	1000	
					04	34	1000	
					05, 09	26	1000	
PCLK high width				2	01	70	1000	
reek iirgii wideli	^t wPCH				02, 06, 10	50	1000	
					03, 07, 08	40	1000	
					04	34	1000	
					05, 09	26	1000	
PCLK fall time <u>2</u> / <u>18</u> /	tfPC			3	01, 02, 03 04, 06, 07 08, 10		10	
					05		8	
					09		5	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

查询"5962-8868901QA"供应商. Electrical performance characteristics - Continued

								7
Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ V _{CC} = 5.00 V ±10% 1/ unless otherwise specified	Group A subgroups	Ref. no.	Device types		mits	Units
						Min	Max	
PCLK rise time <u>2</u> / <u>18</u> /	t _{rPC}	See figure 3, read and write, interrupt, reset, and cycle timings.	9, 10, 11	4	01, 02, 03 04, 06, 07 08, 10		10	ns
		$C_L = 50 \text{ pF } \pm 10\%,$ $V_{CC} = 4.5 \text{ V}$			05		8	
					09		5	
PCLK cycle time	t _{cPC}	•		5	01	165	2000	ns
,	CPC				02, 06, 10	125	2000	
					03, 07, 08	100	2000	
·					04	80	2000	
					05, 09	61	2000	<u> </u>
Address to WR ; set up	t _{sA(WR)}			6	01	80		ns
time	SA(WK)	:			02, 06, 10	70		
					03, 07, 08	50		
:					04	45		
					05, 09	35		
Address to WR † hold time	t _{hA(WR)}			7	ALL	0		ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 6

查询"5962-8868901QA^T供应商Electrical performance characteristics - Continued

旦的 3902-000090 IQA	17 17-1-3					, <u>.</u>		
Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\%$ unless otherwise specified	Group A subgroups	Ref. no.	Device types	Li Min	mits Max	Units
		See figure 3, read and	9, 10, 11	8	01	80		ns
Address to RD setup	t _{sA(RD)}	write interrupt, reset, and cycle timings.	, 10, 11	Ĭ	02, 06, 10	70		-
Cline		c _L = 50 pF ±10%, v _{CC} = 4.5 v			03, 07, 08	50		1
		·cc ······						
					04	45		1
					05, 09	35		<u> </u>
Address to RD † hold time	t _{hA(RD)}			9	ALL	0		ns
INTACK to PCLK † setup time 3/	t _{sIA(PC)}			10	01, 02, 03 06, 07, 08 10	20		ns
					04, 05, 09	15		
TUTAO(11	01	160		ns
INTACK to WR setup time 4/	^T sIAi(WR)				02, 06, 10	145		
					07	130		
					03, 08	120		
	=				04	95		1
					05, 09	70		
INTACK to WR ↑ hold time	thia(WR)			12	All	0		ns
THE STATE OF THE S				13	01	160		ns
INTACK to RD setup time	^t sIAi(RD)				02, 03, 06 07, 08, 10	145		
					04	95		
					05, 09	70		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 7

查询"5962-8868901QA"供应商_{lectrical performance characteristics - Continued.} Conditions Units -55°C \leq T_C \leq +125°C V_{CC} = 5.00 V ±10% 1/ unless otherwise specified Limits Device Group A Symbol types Test subgroups no. Max 9, 10, 11 See figure 3, read and 0 ns ALL 14 write, interrupt, reset, and cycle timings.

CL = 50 pF ±10%,

VCC = 4.5 V INTACK to RD † hold time ^tsIAi(RD) 100 01 INTACK to PCLK † hold time 40 02, 06, 10 thIA(PC) 03, 07, 08 30 20 04 15 05, 09 0 ns ALL 16 CE low to WR | setup time t_{sCEL(WR)} 0 ns All 17 CE to WR ↑ hold time t_{hCE(WR)} ns 70 18 01 Œ high to WR ↓ setup time 60 02, 06, 10 t_{sCEh(WR)} 50 03, 07, 08 40 04 30 05, 09 0 ns 19 ALL CE low to RD | setup time ^tsCEl(RD) 0 ns ALL 20 Œ to RD ↑ hold time ^thCE(RD) 70 ns 01

See footnotes at end of table.

 $\overline{\text{CE}}$ high to $\overline{\text{RD}}$ \downarrow setup time

^tsCEh(RD)

STANDARDIZED	SIZE A		5962-88689
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 8

02, 06, 10

03, 07, 08

04

05, 09

60

50

40

30

查询"5962-8868901QA"供协商 Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\% \qquad \underline{1}/\text{unless otherwise specified}$	Group A	Ref.	Device types	L.	imits	Unit
	unless otherwise specified	subgroups	no.	types	Min	Max		
		See figure 3, read and write, interrupt, reset,	9, 10, 11	22	01	200		ns
D low width 4/	^t wRDl	and cycle timings.			02, 06, 10	150		
		c _L = 50 pF ±10%, v _{CC} = 4.5 v			03, 07, 08	125		
					04	90		
					05, 09	75		
D to read data active delay <u>2</u> /	^t dRD(DRA)			23	All	0		ns
D † to read data not valid delay <u>2</u> /	^t dRDr(DR)			24	All	0		ns
				25	01		180	ns
RD į to read data valid delay	^t dRDf(DR)				02, 06, 10		140	
					03, 07, 08		125	
					04		90	
					05, 09		70	
RD † to read data float				26	01		45	
delay 2/5/	tdRD(DRZ)				02, 06, 10		40	
					03, 07, 08		35	
					09		30	
					04		25	
					05		20	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 9

查询"5962-8868901QA"供应商 I. Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\% \qquad 1/$ unless otherwise specified	Group A subgroups	Ref.	Device types	Min	imits	Units			
	,	See figure 3, read and	9, 10, 11	27	01		280	ns			
Address required valid to read data valid delay	tdA(DR)	write, interrupt, reset, and cycle timings.			02, 06, 10		220				
		V _{CC} = 4.55 V	C _L = 50 pF ±10%, V _{CC} = 4.55 V			07		180			
					03, 08		160				
					04		120				
					05, 09		100				
WR low width	t _{wWRl}			28	01	200		ns			
	-wwrt				02, 06, 10	150					
					03, 07, 08	125					
					04	90					
<u></u>					05, 09	75					
WR į to write data valid	t _{sDW(WR)}			29	03, 06, 07		35	ns			
								04		25	
					05, 08, 09 10		20				
					01, 02		0				
WRITE data to WR hold time	t _{hDW(WR)}			30	All	0		ns			

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 10

查询"5962-8868901QA"供应商Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \leq T_{c} \leq +125^{\circ}C$ $V_{cc} = 5.00 \text{ V } \pm 10\% \qquad \frac{1}{2}$ unless otherwise specified	Group A subgroups	Ref.	Device types	L.	imits	Units		
		unless otherwise specified	Subgi Gups	110.	cypes	Min	in Max			
WR ↓ to wait valid delay	+	See figure 3, read and write, interrupt, reset,	9, 10, 11	31	01		200	ns		
6/	^t dwR(w)	and cycle timings. C _L = 50 pF ± 10%, V _{CC} = 4.5 V			02, 06, 10		170			
		v _{cc} = 4.5 v			07		160			
					03, 08		100			
					04		70			
					05, 09	:	50			
	t		:	32	01		200	ns		
6/	^t dRD(W)				02, 06, 10		170			
					07		160			
			03, 08	03, 08		100				
	-				04		70			
					05, 09		50			
WR ↓ to W/REQ not valid	+ .			33	01		200	ns		
delay	^t dwRf(REQ)				02, 06, 10		170			
					07		160			
							03, 08		120	
						04		100		
					05, 09		70			

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 11

查询"5962-8868901QA"供应商I. Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $V_{CC} = 5.00 V \pm10\% $	Group A subgroups	Ref.	Device types	Limit	ts	Unit s
		unlěšs otherwise specified				Min	Max	
RD ↓ to W/REQ not valid	tdRDf(REQ)	See figure 3, read and write, interrupt, reset,	9, 10, 11	34	01		200	ns
delay	and cycle timings. C _L = 50 pF ±10% V _{CC} = 4.5 V	and cycle timings.		02, 06, 10		170		
		V _{CC} = 4.5 V			07		160	
				03, 08	03, 08		120	
					04		100	
					05, 09		70	<u></u>
WR to DTR/REQ not valid delay	^t dWRr(REQ)			35	All		4.0 t _{cPC}	ns
₩R ; to DTR/REQ not valid delay	^t dWRr(EREQ)			35	03, 06, 08 10		120	ns
	<u>17</u> /				04		100	
					05, 09		70	
RD † to DTR/REQ not valid delay	[†] dRDr(REQ)			36	All		4.0 ^t cPC	ns
PCLK & to INT valid delay 6/	^t dPC(INT)			37	01, 02, 06 07, 10		500	ns
-					03	i	400	
					04		350	
					08		320	
					05, 09		175	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 12

查询"5962-8868901QA"供应商Electrical performance characteristics - Continued

Test	Symbol	1 7 - 7		Conditions bol $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ Group A Ref. Device $V_{CC} = 5.00 \text{ V } \pm 10\%$ 1/ subgroups no. types			Limits		Units
		unless otherwise specified				Min	Max		
INTACK to RD (acknowledge)	t	See figure 3, read and write, interrupt, reset,	9, 10, 11	38	01	200		ns	
delay 7/	-diai(RD)	and cycle timings. C _L = 50 pF ± 10% V _{CC} = 4.5 V			02, 06, 10	150			
		VCC - 4.2 V			03, 07, 08	125			
					04	95			
					05, 09	50			
RD (acknowledge) width	^t wrda			39	01	200		ns	
•	WRUA				02, 06, 10	150			
					03, 07, 08	125			
					04	95			
					05, 09	75			
RD (acknowledge) to read	tupaces			40	01		180	ns	
data valid delay	^t dRDA(DR)				02, 03, 06 07, 08, 10		140		
					04		90		
					05, 09		70		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

查询"5962-8868901QA"供<u>廊</u>商 I. <u>Electrical performance characteristics</u> - Continued

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\% \underline{1}/$ unless otherwise specified	Group A subgroups	Ref.	Device types	Limits		Units
		unless otherwise specified	July Supe		1,7,42	Min	Max	
IEI to RD ↓ (acknowledge)	t _{sIEI(RDA)}	See figure 3, read and write, interrupt, reset,	9, 10, 11	41	01	100		ns
setup time	SIEI(RDA)	and cycle timings. C _L = 50 pF ±10% V _{CC} = 4.5 V			02, 03, 06 07, 08, 10	95		
					04	65		
					05, 09	50		
IEI to RD † (acknowledge) hold time	^t hIEI(RDA)			42	ALL	0		ns
IEI to IEO delay time	t			43	01		100	ns
	tdIEI(IEO)				02, 03, 06 07, 08, 10		95	
					04		65	
					05, 09		45	
PCLK ↑ to IEO delay	^t dPC(IEO)			44	01		250	ns
,	dPC(1EO)				02, 03, 06 07		200	
					08		175	
					04		130	
					05, 09		80	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 14

查询"5962-8868901QA"供应商

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\% \qquad 1/$ unless otherwise specified	Group A subgroups		Device types	Li	imits	Units
		unless otherwise specified				Min	Max	
RD ↓ to INT inactive delay _6/	^t dRA(INT)	See figure 3, read and write, interrupt, reset, and cycle timings.	9, 10, 11	45	01, 02, 06 07		500	ns
9,7		C _L = 50 pF ±10% V _{CC} = 4.5 V			03, 10		450	
					08		320	
					04		260	
					05, 09		200	
RD 1 to WR 1 delay for no reset 2/	^t dRD(WRQ)			46	01, 02, 03 06, 07, 08 10	15		ns
					04, 05, 09	10		
₩R † to RD ↓ delay for no	†			47	01	30		ns
reset 2/	^t dWRQ(RD)				02, 03, 06 07, 08, 10	15		
					04, 05, 09	10		
WR and RD coincident low for	t			48	01	200		ns
reset 2/	WRES				02, 03, 06 10	150		
					07, 08	100		
					04	85		
					05, 09	75		
Valid access recovery time 2/8/	^t rC			49	01, 02, 06 07, 08, 09 10	4.0 t _{cPC}		ns
					03, 04, 05	3.5 t _{cPC}		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

查询"5962-8868901QA"供应商. Electrical performance characteristics - Continued

Test	Symbol	Conditions -55°C \leq T \leq +125°C V _{CC} = 5.00 V ±10% 1/	Group A	Ref.	Device	L	imits	Units
		unless otherwise specified	subgroups	no.	types	Min	Max	
PCLK & to W/REQ valid delay	^t dPC(REQ)	See figure 3, general timings.	9, 10, 11	1	01, 02, 06, 07, 10		250	ns
		C _L = 50 pF ±10%, V _{CC} = 4.5 V			03, 08		150	
	:				04		120	
					05, 09		80	
PCLK to wait inactive delay	^t dPC(W)	:		2	01, 02, 06, 07, 10		350	ns
10.13/					03, 08		250	
					04		220	
					05, 09		180	
RxC † to PCLK † setup time	t _{anyo(no)}		:	3	01	70	t _{wPCl}	ns
(PCLK + 4 case only) 9/ <u>10</u> /	SKXC(PC)				02, 06	60	t _{wPCl}	
					07	40	^t wPCl	
					03, 04, 05 08, 09, 10	0		
RxD to RxC † setup time 9/ (X1 mode)	^t sRXD(RXCr)		,	4	All	0		ns
RxD to RxC † hold time 9/	^t hRXD(RXCf)			5	01, 02, 06 07, 10	150		ns
					03, 08	125		
					04	100		
					05, 09	50		
RxD to \overline{RxC} setup time (X1 mode) $\underline{9}/\underline{11}/$	^t sRXD(RXCf)			6	All	0 .		ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 16

查询"5962-8868901QA"製造商Electrical performance characteristics - Continued

								T
Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\%$ unless otherwise specified	Group A subgroups	Ref.	Device types	Li	imits	Units
		unless otherwise specified				Min	Max	
RxD to \overline{RxC} \downarrow hold time (X1 mode) $\underline{9}/\underline{11}/$	^t hRXD(RXCf)	timings.	9, 10, 11	7	01, 02, 06, 07, 10	150		ns
(X1 mode/ <u>2</u> / <u>11</u> /		C _L = 50 pF ±10%, V _{CC} = 4.5 V			03, 08	125		
					04	100		
					05, 09	50		
$\overline{\text{SYNC}}$ to $\overline{\text{RxC}}$ † setup time $9/$	^t sSY(RXC)		·	8	01, 02, 06, 07, 10	-200		ns
2,					03, 08	-150		
					04	-125		
					05, 09	-100		
SYNC to RxC † hold time 9/	^t hSY(RXC)			9	ALL	5.0 t _{cPC}		ns
TxC to PCLK setup time 10/12/	^t sTXC(PC)			10	All	0		ns
TxC to TxD delay 12/	+			11	01		230	ns
(X1 mode)	^t dTXCf(TXD)				02, 06		200	
					10		190	
					03, 07, 08		150	
					04		130	
			: :		05, 09		80	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 17

查询"5962-8868901QA"供应商 I. Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Ref.		L	imits	Units
		-55°C \leq T _C \leq +125°C V _{CC} = 5.00 V \pm 10% 1/ unless otherwise specified	subgroups	no.	types	Min	Max	
TxC † to TxD delay 11/ 12/	1	See figure 3, general timings.	9, 10, 11	12	01		230	ns
(X1 mode)	-dixcr(ixb)	C _L = 50 pF ±10%, V _{CC} = 4.5 V			02, 06		200	
					10		190	
					03, 07, 08		150	
					04		130	
					05, 09		80	
TxD to TRxC delay (send clock echo)	^t dTXD(TRX)			13	01, 02, 06 07, 10		200	ns
			,		03, 08		140	
					04		120	
					05, 09		80	
RTxC high width 13/	t			14	01	180		ns
<u></u> .	^t wRTxh				02, 06, 07	150		
					10	130		
					03, 08	120		
					04	100		
					05, 09	80		
RTXC low width 13/	+			15	01	180		ns
	^t wRTx1				02, 06, 07	150		
					10	130		
					03, 08	120		:
					04	100		
					05, 09	80		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 18

查询"5962-8868901QA"供协商 Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\%$ unless otherwise specified	Group A subģroups	Ref.	Device types	Limits	imits	Units
	unless otherwise specified	subgi oups	110.	types	Min	Max		
RTxC cycle time 13/14/		See figure 3, general timings.	9, 10, 11	16	01	640		ns
(RxD, TxD)	t _{cRTX}	c _L = 50 pF ±10%, V _{CC} = 4.5 V			02, 06	500		
					10	472		
					03, 07, 08	400		
					04	320		
					05, 09	244		
Crystal oscillator period	t _{cRTXX}			17	01	165	1000	ns
<u>3</u> / <u>15</u> /	CRIAX				02, 06, 10	125	1000	
					03, 07, 08	100	1000	
			<u> </u> 		04	80	1000	
					05, 09	62	1000	
TRXC high width 13/	t			18	01	180		ns
	^t wTRXh				02, 06, 07	150		
					10	130		
					03, 08	120		
					04	100		
					05, 09	80		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

查询"5962-8868901QA"供应商. Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\% \underline{1}/$ unless otherwise specified	Group A subaroups	Ref.	Device types	L	imits	Unit		
		unless otherwise specified	3		-7,1	Min	Max			
TRXC low width 13/	t _{wTRX1}	See figure 3, general timings.	9, 10, 11	19	01	180		ns		
<u></u> .	WIRXT	C _L = 50 pF ±10%, V _{CC} = 4.5 V			02, 06, 07	150				
					10	130				
					03, 08	120				
					04	100				
					05, 09	80				
TRxC cycle time 13/14/	t		20 01 02, 06	01	640		ns			
<u></u> ,	tcTRX				02, 06	500				
					10	472				
					03, 07, 08	400				
				:	04	320				
					05, 09	244				
DCD to CTS pulse width	twext			21	01, 02, 06 07, 10	200		ns		
						03, 08	03, 08	120		
					04	100				
					05, 09	70				
SYNC pulse width	^t wsy			22	01, 02, 06 07, 10	200		ns		
					03, 08	120				
					04	100				
					05, 09	70				

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 20

TABLE I. Electrical performance characteristics - Continued

查询"5962-8868901QA"(共应商							
Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C V _{CC} = 5.00 V ±10% 1/ unless otherwise specified	Group A subgroups	Ref. no.	Device types	Limits		Units
						Min	Max	
RXC † to W/REQ valid delay	t _{dBXC} (REQ)	timing.	9, 10, 11	1	08, 09, 10	13	17	t _{cPC}
<u>2</u> / <u>9</u> / <u>16</u> /		C _L = 50 pF ±10%, V _{CC} =4.5 V			01, 02, 03, 04, 05, 06, 07	8	12	
RxC † to wait inactive	t mys (m)			2	08, 09, 10	13	17	t _{cPC}
delay <u>2/6/9/16/</u>	^t dRXC(W)				01, 02, 03, 04, 05, 06, 07	8	14	
RxC † to SYNC valid delay	t Investors			3	08, 09, 10	9	12	t _{cPC}
	^t dRXC(SY)				01, 02, 03 04, 05, 06, 07	4	7	
RxC † to INT valid delay	tdRXC(INT)			4	08, 09, 10	15	21	t _{cPC}
<u>2</u> / <u>6</u> / <u>9</u> / <u>16</u> /	dkx((INI)				01, 02, 03 04, 05, 06, 07	10	16	
TxC † to W/REQ valid delay	t			5	08, 09, 10	8	11	t _{cPC}
2/ 12/ 16/	^t dTXC(REQ)				01, 02, 03 04, 05, 06, 07	5	8	
TxC to wait inactive	t			6	08, 09, 10	8	14	t _{cPC}
delay 2/6/12/16/	^t dTXC(W)				01, 02, 03 04, 05, 06, 07	5	11	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 21

查询"5962-8868901QA"供应商 Electrical performance characteristics - Continued

Test	Symbol	Conditions $-55^{\circ}C \leq T_{c} \leq +125^{\circ}C$ $V_{CC} = 5.00 \text{ V } \pm 10\% \qquad 1/$ unless otherwise specified	Group A subgroups		Device types	Li	mits	Unit
		unless otherwise specified	,			Min	Max	
TxC ↓ to DTR/REQ valid	t	timing	9, 10, 11	7	08, 09, 10	7	10	t _{cPC}
delay 2/ 12/ 16/	^t dTXC(DRQ)	C _L = 50 pF ±10%, V _{CC} = 4.5 V			01, 02, 03 04, 05, 06 07	4	7	
TxC ↓ to DTR/REQ valid	†			7a	08, 09, 10	9	12	t _{cPC}
delay 2/ 12/ 16/ 17/	^t dtxc(EDRQ)				03, 04, 05 06	5	8	
TxC to INT valid delay	÷			8	08, 09, 10	9	13	t _{cPC}
2/ 6/ 12/ 16/	^t dTXC(INT)				01, 02, 03 04, 05, 06 07		10	
SYNC transition to INT valid delay 2/6/16/	^t dSY(INT)			9	All	2	6	t _{cPC}
DCD or CTS transition to	t ievz (zue)			10	10	3	8	t _{cPC}
INT valid delay 2/ 6/ 16/	^t dEXT(INT)				01, 02, 03 04, 05, 06 07, 08, 09	'	6	

- $\frac{1}{2}$ / All test must be performed under the worst case condition. $\frac{2}{3}$ / Guaranteed to the limit specified herein if not tested. $\frac{3}{3}$ / Tested in interrupt acknowledge cycle only.

- $\overline{\underline{4}}/$ Parameter does not apply to interrupt acknowledge transactions.
- 5/ Float delay is defined as the time required for a ±0.5 V change in the output with a maximum dc load and minimum ac load.
- 6/ Open-drain output, measured with open-drain test load.
 7/ Parameter is system dependent. For any SCC in the daisy chain, t_{dIAi(RD)} must be greater than the sum of t_{dPC(IEO)} for the highest priority device in the daisy chain, t_{sIEI(RDA)} for the SCC, and t_{dIEIf(IEO)} for each device separating them in the daisy chain.
- Parameter applies only between transactions involving the SCC. RxC is RTxC or TRxC, whichever is supplying the receive clock.
- 10/ Paramete<u>r applies only if the data rate</u> is one-fourth the PCLK rate. In all other cases, no phase relationship between RxC and PCLK or TxC and PCLK is required.
- 11/ Parameter applies only to FM encoding/decoding.
- 12/ TxC is TRxC or RTxC, whichever is supplying the transmit clock.
- Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to chip PCLK requirements.
- The maximum receive or transmit data is one-fourth PCLK.
- Both $\overline{\text{RTxC}}$ and $\overline{\text{SYNC}}$ have 30 pF capacitors to ground connected to them. <u>15</u>/
- 16/ The value of this parameter is dependent on PCLK cycle time.
- $\overline{17}$ / Applies to versions with SDLC enhancements only.
- $\overline{18}$ / For device type 03, 04, 05, and 06, clock rise and fall times are controlled at approximately 5 ns by the tester.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 22

查询"5962-8868901QA"供应商

All device types

Case Q





FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 23

All device types


Case Y and X 1/




 $\underline{1}$ / Case X is applicable to device type 07 only.

FIGURE 1. $\underline{\text{Terminal connections}}$. - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 24



STANDARDIZED MILITARY DRAWING	SIZE A		5962-88689
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25



查询"5962-8868901QA"供应商 All device types. Interrupt acknowledge timing PCLK INTACK (38) (10) RD (53) 00 - 07 **41** IEI 44) IE0

INT

Reset timing

(39)


ACTIVE)

(45)

(40)

VALID

(26)








FIGURE 3. <u>Timing diagrams and test circuits</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 27








FIGURE 3. Timing diagrams and test circuits - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DESC FORM 193A	SIZE A		5962-88689
		REVISION LEVEL	SHEET 29

JUL 91


查询"5962-8868901QA"供应商


Device types 01, 02, 07, 08, 09, 10

Switching test circuits

Standard test load

Open drain test load





Switching test input/output waveform



AC testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0" Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0".

FIGURE 3. <u>Timing diagrams and test circuits</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 30


查询"5962-8868901QA"供应商

Device types 03, 04, 05, 06


Switching test circuits

Standard test load

Open drain test load



Switching test input/output waveform



AC testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0" Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0".

FIGURE 3. <u>Timing diagrams and test circuits</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 31

查询"<u>5062188689010AA"/構成</u>商A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} , C_{OUT} , and $C_{I/O}$ measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of five devices with zero rejects is required.
 - d. Subgroups 7 and 8 functional testing, shall verify of functionality of device.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 32

查询"5962-8868901QA"供应商 TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C and D end point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-8525.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL	SHEET 33

<u>5962=8868901.Q/</u> _	
A/B	Channel A/channel B select (input). This signal selects the channel in which the or write operation occurs.
CE	Chip enable (input, active low). This signal selects the SCC for a read or writ operation.
CTSA, CTSB	Clear to send (inputs, active low). If these pins are programmed as auto enable low on the inputs enables the respective transmitters. If not programmed as aut enables, they may be used as general-purpose inputs. Both inputs are Schmitt-tr buffered to accommodate slow rise-time inputs. The SCC detects pulses on these and can interrupt the CPU on both logic level transitions.
D/C	Data/control select (input). This signal defines the type of information transf to or from the SCC. A high means data is transferred, a low indicates a command
DCDA, DCDB	Data carrier detect (inputs, active low). These pins function as receiver enable they are programmed for auto enables; otherwise they may be used as general- pur input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise timesignals. The SCC detects pulses on these pins and can interrupt the CPU on both level transitions.
D _O -D ₇	Data bus (bidirectional, three-state). These lines carry data and commands to a from the SCC.
DTR/REQA, DTR/REQB	Data terminal ready/request (outputs, active low). These outputs follow the sta programmed into the DTR bit. They can also be used as general purpose outputs o request lines for a DMA controller.
IEI	Interrupt enable in (input, active high). IEI is used with IEO to form an inter daisy chain when there is more than one interrupt driven device. A high IEI ind that no other higher priority device has an interrupt under service or is reques an interrupt.
IEO	Interrupt enable out (output, active high). IEO is high only if IEI is high and CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (interrupt acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.
INT	Interrupt request (output, open-drain, active low). This signal is activated wh SCC requests an interrupt.
INTACK	Interrupt acknowledge (input, active low). This signal indicates an active inte acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. Wherever the SCC places an interrupt vector on the data bus (if IEI is higher than 1900) in the settles are interrupt vector. The data bus (if IEI is higher than 1900) in the data bus (if IEI is higher than 1900) in the data bus (if IEI is higher than 1900).
PCLK	Clock (input). This is the master SCC clock used to synchronize internal signal PCLK is a TTL level signal. PCLK is not required to have any phase relationship the master system clock.
RD	Read (input, active low). This signal indicates a read operation and when the S selected, enables the SCC's bus drivers. During the interrupt acknowledge cycle signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.
RxDA, RxDB	Receive data (inputs, active high). These input signals receive serial data at standard TTL levels.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 34

查询"5962-8868901QA"供完全ive/transmit clocks (inputs, active low). These pins can be programmed in several transmit clock, the clock for the baud rate generator, or the clock for the digital phase-locked loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in asynchronous modes. RTSA, RTSB Request to send (outputs, active low). When the request to send (RTS) bit in write register 5 is set, the RTS signal goes low. When the RTS bit is reset in the asynchronous mode and auto enable is on, the signal goes high after the transmitter is

empty. In synchronous mode or in asynchronous mode with auto enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general purpose outputs.

Synchronization (inputs or outputs, active low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the asynchronous receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and DCD. In this mode, transitions on these lines affect the state of the synchronous/hunt status bits in read register 0 but have no other function.

In external synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven low two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of SYNC.

not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.

Transmit data (outputs, active high). These output signals transmit serial data at TXDA, TXDB standard TTL levels.

> Transmit/receive clocks (inputs or outputs, active low). These pins can be programmed in several different modes of operation. TRXC may supply the receive clock or the transmit clock in the input mode or supply the output of the digital phase-locked loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.

Write (input, active low). When the SCC is selected, this signal indicates a write operation. The coincidence of RD and WR is interpreted as a reset.

Wait/request (outputs, open-drain when programmed for a wait function, driven high or low when programmed for a request function). These dual-purpose outputs may be programmed as request lines for a DMA controller or as wait lines to synchronize the CPU to the SCC data rate. The reset state is wait.

SYNCA, SYNCB

In the internal synchronization mode (monosync and bisync) with the crystal oscillator

TRXCA, TRXCB

WR

W/REQA, W/REQB

6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88689
		REVISION LEVEL B	SHEET 35