

SCCS030 - May 1994 - Revised March 2000

CY54/74FCT543T

8-Bit Latched Registered Transceiver

Features

- Function, pinout, and drive compatible with FCT and F logic
- FCT-C speed at 5.3 ns max. (Com'l)
 FCT-A speed at 6.5 ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature
- · Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- ESD > 2000V
- Sink current Source current
 64 mA (Com'l), 48 mA (Mil) 32 mA (Com'l), 12 mA (Mil)
- · Separation controls for data flow in each direction
- · Back to back latches for storage
- Extended commercial range of -40°C to +85°C

Functional Description

The FCT543T octal latched transceiver contains two sets of eight D-type latches with separate latch enable ($\overline{\text{LEAB}}$, $\overline{\text{LEBA}}$) and output enable ($\overline{\text{OEAB}}$, $\overline{\text{OEBA}}$) controls for each set to permit independent control of inputting and outputting in either direction of data flow. For data flow from A to B, for example, the A-to-B enable ($\overline{\text{CEAB}}$) input must be LOW in order to enter data from A or to take data from B, as indicated in the truth table. With $\overline{\text{CEAB}}$ LOW, a LOW signal on the A-to-B latch enable ($\overline{\text{LEAB}}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text{LEAB}}$ signal puts the A latches in the storage mode and their output no longer change with the A inputs. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both LOW, the three-stage B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses $\overline{\text{CEAB}}$, $\overline{\text{LEAB}}$, and $\overline{\text{OEAB}}$ inputs.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.

Functional Block Diagram Logic Block Diagram Detail A LE CEAR **OEAB** Q D CEBA LE LEAB OEBA LEBA B₄ A₁ Aa В A_3 Вз Detail A x 7 B₅ **Pin Configurations** B₆ В SOIC/QSOP **OEBA Top View OEAB** CEBA LEBA [23 T CEBA OEBA 🗌 CEAB 22 B₀ LEBA A₀ LEAB A₁ 21 B₁ A₂ 20 B₂ A₃ 19 🛮 B₃ 18 B₄ A₅ 17 B₅ A₆ 🛮 9 16 🛮 B₆ A₇ 🔲 10 15 B₇ 14 🔲 TEAB CEAB [11 13 DEAB GND [12



Pin Description

Name	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
Α	A-to-B Data Inputs or B-to-A Three-State Outputs
В	B-to-A Data Inputs or A-to-B Three-State Outputs

Function Table^[1, 2]

	Inputs		Latch	Outputs
CEAB	LEAB	OEAB	A-to-B ^[3]	В
Н	Х	Х	Storing	High Z
Х	Н	Х	Storing	X
Х	Х	Н	Х	High Z
L	L	L	Transpar- ent	Current A Inputs
L	Н	L	Storing	Previous A Inputs

Maximum Ratings^[4, 5]

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied65°C to +135°C
Supply Voltage to Ground Potential –0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
DC Output Voltage0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)120 mA
Power Dissipation
Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Range	Ambient Temperature	v _{cc}
Commercial	DT	0°C to +70°C	5V ± 5%
Commercial	T, AT, CT	-40°C to +85°C	5V ± 5%
Military ^[6]	All	–55°C to +125°C	5V ± 10%

- 1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.
 2. A-to-B data flow shown: B-to-A flow control is the same, except using CEBA, LEBA, and OEBA.
 3. Before LEAB LOW-to-HIGH Transition.
 4. Unless otherwise noted, these limits are over the operating free-air temperature range.
 5. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

 7. The "instant of the control o
- 6. T_A is the "instant on" case temperature.



Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditio	ns	Min.	Typ. ^[7]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–32 mA	Com'l	2.0			V
		V _{CC} =Min., I _{OH} =–15 mA	Com'l	2.4	3.3		V
		V _{CC} =Min., I _{OH} =-12 mA	Mil	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA	Com'l		0.3	0.55	V
		V _{CC} =Min., I _{OL} =48mA	Mil		0.3	0.55	V
V _{IH}	Input HIGH Voltage			2.0			V
V _{IL}	Input LOW Voltage					0.8	V
V _H	Hysteresis ^[8]	All inputs			0.2		V
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =–18 mA			-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _{IN} =V _{CC}				5	μΑ
I _{IH}	Input HIGH Current ^[8]	V _{CC} =Max., V _{IN} =2.7V				±1	μΑ
I _{IL}	Input LOW Current ^[8]	V _{CC} =Max., V _{IN} =0.5V				±1	μΑ
I _{OZH}	Off State HIGH-Level Output Current	V _{CC} =Max., V _{OUT} = 2.7V				10	μΑ
I _{OZL}	Off State LOW-Level Output Current	V_{CC} = Max., V_{OUT} = 0.5 V				-10	μΑ
Ios	Output Short Circuit Current ^[9]	V _{CC} =Max., V _{OUT} =0.0V		-60	-120	-225	mA
l _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} =4.5V				±1	μΑ

Capacitance^[8]

Parameter	Description	Typ. ^[7]	Max.	Unit
C _{IN}	Input Capacitance	5	10	pF
C _{OUT}	Output Capacitance	9	12	pF

Notes:

Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.

This parameter is specified but not tested.

Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Power Supply Characteristics

Parameter	Description	Test Conditions	Typ . ^[7]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max., V _{IN} ≤0.2V, V _{IN} ≥V _{CC} -0.2V	0.1	0.2	mA
Δl _{CC}	Quiescent Power Supply Current (TTL inputs)	V _{CC} =Max., V _{IN} =3.4V, ^[10] f ₁ =0, Outputs Open	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ^[11]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, CEAB and OEAB=LOW, CEBA=HIGH, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} −0.2V	0.06	0.12	mA/MHz
I _C	Total Power Supply Current ^[12]	$V_{CC}=Max.$, $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=5$ MHz, \overline{CEAB} and $\overline{OEAB}=LOW,\overline{CEBA}=HIGH,$ $f_0=\overline{LEAB}=10$ MHz, $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}=0.2V$	0.7	1.4	mA
		$V_{CC}=Max.$, $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=5$ MHz, \overline{CEAB} and $\overline{OEAB}=LOW$, $\overline{CEBA}=HIGH$, $f_0=\overline{LEAB}=10$ MHz, $V_{IN}=3.4V$ or $V_{IN}=GND$	1.2	3.4	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f ₀ =LEAB = 10 MHz, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	2.8	5.6 ^[13]	mA
		$V_{CC}=Max.$, $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1=5$ MHz, \overline{CEAB} and $\overline{OEAB}=LOW$, $\overline{CEBA}=HIGH$, $f_0=\overline{LEAB}=10$ MHz, $V_{IN}=3.4V$ or $V_{IN}=GND$	5.1	14.6 ^[13]	mA

10. Per TTL driven input (V_{IN} =3.4V); all other inputs at V_{CC} or GND.

 $\begin{array}{ll} I_{CC} &= \text{Quiescent Current with CMOS input levels} \\ \Delta I_{CC} &= \text{Power Supply Current for a TTL HIGH input (V}_{IN} = 3.4V) \\ D_H &= \text{Duty Cycle for TTL inputs HIGH} \\ N_T &= \text{Number of TTL inputs at D}_H \\ I_{CCD} &= \text{Dynamic Current caused by an input transition pair (HLH or LHL)} \\ f_0 &= \text{Clock frequency for registered devices, otherwise zero} \\ f_1 &= \text{Input signal frequency} \\ N_1 &= \text{Number of inputs changing at f}_1 \\ \text{All currents are in milliamps and all frequencies are in megahertz.} \\ \text{Values for these conditions are examples of the I}_{CC} \text{ formula. These limits are specified but not tested.} \\ \end{array}$



Switching Characteristics Over the Operating Range^[14]

		FCT543T			FCT5	43AT			
		Military		Commercial		Commercial			
Parameter	Description	Min. ^[14]	Max.	Min. ^[14]	Max.	Min. ^[14]	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A to B or B to A	2.0	10.0	2.5	8.5	2.5	6.5	ns	1, 3
t _{PLH} t _{PHL}	Propagation Delay LEBA to A, LEAB to B	2.5	14.0	2.5	12.5	2.5	8.0	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	14.0	2.0	12.0	2.0	9.0	ns	1, 7, 8
t _{PZH} t _{PZL}	Output Disable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	13.0	2.0	9.0	2.0	7.5	ns	1, 7, 8
t _S	Set-Up Time HIGH or LOW, A or B to LEBA or LEAB	3.0		2.0		2.0		ns	9
t _H	Hold Time HIGH or LOW, A or B to LEBA or LEAB	2.0		2.0		2.0		ns	9
t _W	Pulse Width LOW ^[8] LEBA or LEAB	5.0		5.0		5.0		ns	5

		FCT543CT			
		Comme	ercial		
Parameter	Description	Min. ^[14]	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A to B or B to A	2.5	5.3	ns	1, 3
t _{PLH} t _{PHL}	Propagation Delay LEBA to A, LEAB to B	2.5	7.0	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	8.0	ns	1, 7, 8
t _{PZH} t _{PZL}	Output Disable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	6.5	ns	1, 7, 8
t _S	Set-Up Time, HIGH or LOW, A or B to LEBA or LEAB	2.0		ns	9
t _H	Hold Time, HIGH or LOW, A or B to LEBA or LEAB	2.0		ns	9
t _W	Pulse Width LOW LEBA or LEAB ^[8]	5.0		ns	5

Notes:

14. Minimum limits are specified but not tested on Propagation Delays.

15. See "Parameter Measurement Information" in the General Information Section.



Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.3	CY74FCT543CTQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT543CTSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
6.5	CY74FCT543ATQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT543ATSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
8.5	CY74FCT543TQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT543TSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
10.0	CY54FCT543TDMB	D14	24-Lead (300-Mil) CerDIP	Military

Document #: 38-00264-B





Package Diagrams


24-Lead (300-Mil) CerDIP D14 MIL-STD-1835 D-9 Config.A



24-Lead Quarter Size Outline Q13








DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$ LEAD COPLANARITY 0.004 MAX.



Package Diagrams (continued)

24-Lead (300-Mil) Molded SOIC S13



查询"CY74FCT543ATSOC"供应商

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated