


查询"3N158"供应商

6367254 MOTOROLA SC (XSTRS/R F)

96D 82603 D

T-37-25

3N157  
3N158CASE 20-03, STYLE 2  
TO-72 (TO-206AF)MOSFET  
AMPLIFIER AND SWITCHING

P-CHANNEL — ENHANCEMENT

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage*	$V_{DS}$	$\pm 35$	Vdc
Drain-Gate Voltage*	$V_{DG}$	$\pm 50$	Vdc
Gate-Source Voltage*	$V_{GS}$	$\pm 50$	Vdc
Drain Current*	$I_D$	30	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ *	$P_D$	300 1.7	mW mW/ $^\circ\text{C}$
Junction Temperature Range*	$T_J$	$-65$ to $+175$	$^\circ\text{C}$
Storage Channel Temperature Range*	$T_{stg}$	$-65$ to $+175$	$^\circ\text{C}$

\*JEDEC Registered Limits

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-Source Breakdown Voltage ( $I_D = -10 \mu\text{Adc}$ , $V_G = V_S = 0$ )	$V_{(BR)DSX}$	-35	—	—	Vdc
Zero-Gate-Voltage Drain Current ( $V_{DS} = -15 \text{Vdc}$ , $V_{GS} = 0$ ) ( $V_{DS} = -35 \text{Vdc}$ , $V_{GS} = 0$ )	$I_{DSS}$	—	—	-1.0 -10	nAdc $\mu\text{Adc}$
Gate Reverse Current* ( $V_{GS} = +25 \text{Vdc}$ , $V_{DS} = 0$ ) ( $V_{GS} = +50 \text{Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	—	—	+10 +10	pAdc nAdc
Input Resistance ( $V_{GS} = -25 \text{Vdc}$ )	$R_{GS}$	—	$1 \times 10^{12}$	—	Ohms
Gate Source Voltage* ( $V_{DS} = -15 \text{Vdc}$ , $I_D = -0.5 \text{mAdc}$ )	$V_{GS}$	-1.5 -3.0	—	-5.5 -7.0	Vdc
Gate Forward Current* ( $V_{GS} = -25 \text{Vdc}$ , $V_{DS} = 0$ ) ( $V_{GS} = -50 \text{Vdc}$ , $V_{DS} = 0$ ) ( $V_{GS} = -25 \text{Vdc}$ , $V_{DS} = 0$ , $T_A = +55^\circ\text{C}$ ) ( $V_{GS} = -50 \text{Vdc}$ , $V_{DS} = 0$ , $T_A = +55^\circ\text{C}$ )	$I_{G(f)}$	—	—	-10 -1.0 -10 -1.0	pAdc nAdc nAdc $\mu\text{Adc}$
<b>ON CHARACTERISTICS</b>					
Gate Threshold Voltage* ( $V_{DS} = -15 \text{Vdc}$ , $I_D = -10 \mu\text{Adc}$ )	$V_{GS(Th)}$	-1.5 -3.0	—	-3.2 -5.0	Vdc
On-State Drain Current* ( $V_{DS} = -15 \text{Vdc}$ , $V_{GS} = -10 \text{Vdc}$ )	$I_{D(on)}$	-5.0	—	—	mAdc
<b>SMALL-SIGNAL CHARACTERISTICS</b>					
Forward Transfer Admittance* ( $V_{DS} = -15 \text{Vdc}$ , $I_D = -2.0 \text{mAdc}$ , $f = 1.0 \text{kHz}$ )	$ y_{fs} $	1000	—	4000	$\mu\text{mhos}$
Output Admittance* ( $V_{DS} = -15 \text{Vdc}$ , $I_D = -2.0 \text{mAdc}$ , $f = 1.0 \text{kHz}$ )	$ y_{os} $	—	—	60	$\mu\text{mhos}$
Input Capacitance* ( $V_{DS} = -15 \text{Vdc}$ , $V_{GS} = 0$ , $f = 140 \text{kHz}$ )	$C_{iss}$	—	—	5.0	pF
Reverse Transfer Capacitance* ( $V_{DS} = -15 \text{Vdc}$ , $V_{GS} = 0$ , $f = 140 \text{kHz}$ )	$C_{rss}$	—	—	1.3	pF
Drain-Substrate Capacitance ( $V_{D(SUB)} = -10 \text{Vdc}$ , $f = 140 \text{kHz}$ )	$C_{d(sub)}$	—	—	4.0	pF
Noise Voltage ( $R_S = 0$ , $BW = 1.0 \text{Hz}$ , $V_{DS} = -15 \text{Vdc}$ , $I_D = -2.0 \text{mAdc}$ , $f = 100 \text{Hz}$ ) ( $R_S = 0$ , $BW = 1.0 \text{Hz}$ , $V_{DS} = -15 \text{Vdc}$ , $I_D = -2.0 \text{mAdc}$ , $f = 1.0 \text{kHz}$ )	$e_n$	—	300 120	— 500	$\text{NV}/\sqrt{\text{Hz}}$

\*JEDEC Registered Limits

MOTOROLA SMALL-SIGNAL SEMICONDUCTORS

查询"3N158"供应商

6367254 MOTOROLA SC (XSTRS/R F)

96D 82604 D

T-37-25

3N157, 3N158

FIGURE 1 - FORWARD TRANSCONDUCTANCE




FIGURE 2 - OUTPUT TRANSCONDUCTANCE




FIGURE 3 - FORWARD TRANSCONDUCTANCE versus TEMPERATURE





FIGURE 4 - BIAS CURVE



6

FIGURE 5 - "ON" DRAIN-SOURCE VOLTAGE





FIGURE 6 - EQUIVALENT INPUT NOISE VOLTAGE



查询"3N158"供应商

6367254 MOTOROLA SC (XSTRS/R F)

96D 82605 D

3N157, 3N158

T-37-25

SWITCHING CHARACTERISTICS

(TA = 25°C)

FIGURE 7 - TURN-ON DELAY TIME




FIGURE 8 - RISE TIME




FIGURE 9 - TURN-OFF DELAY TIME




FIGURE 10 - FALL TIME




FIGURE 11 - SWITCHING CIRCUIT and WAVEFORMS





FIGURE 12 - SWITCHING CIRCUIT with MOSFET EQUIVALENT MODEL



The switching characteristics shown above were measured in a test circuit similar to Figure 11. At the beginning of the switching interval, the gate voltage is at ground and the gate source capacitance ( $C_{gs} \cdot C_{rss} \cdot C_{rds}$ ) has no charge. The drain voltage is at  $V_{DD}$  and thus the feedback capacitance ( $C_{rds}$ ) is charged to  $V_{DD}$ . Similarly, the drain substrate capacitance ( $C_{d(sub)}$ ) is charged to  $V_{DD}$  since the substrate and source are connected to ground.

During the turn-on interval  $C_{gs}$  is charged to  $V_{GS}$  (the input voltage) through  $R_G$  (generator impedance) (Figure 12).  $C_{rss}$  must be discharged to  $V_{GS} \cdot V_{D(on)}$  through  $R_G$  and the parallel combination of the load resistor ( $R_D$ ) and the channel resistance ( $r_{ds}$ ). In addition,  $C_{d(sub)}$  is discharged to a low value ( $V_{D(on)}$ ) through  $R_D$  in parallel with  $r_{ds}$ . During turn-off this charge flow is reversed.

Predicting turn-on time proves to be somewhat difficult since the channel resistance ( $r_{ds}$ ) is a function of the gate source voltage ( $V_{GS}$ ). As  $C_{gs}$  becomes charged  $V_{GS}$  is approaching  $V_{in}$  and  $r_{ds}$  decreases (see Figure 5) and since  $C_{rss}$  and  $C_{d(sub)}$  are charged through  $r_{ds}$ , turn-on time is quite non-linear.

If the charging time of  $C_{gs}$  is short compared to that of  $C_{rss}$  and  $C_{d(sub)}$ , then  $r_{ds}$  (which is in parallel with  $R_D$ ) will be low compared to  $R_D$  during the switching interval and will largely determine the turn-on time. On the other hand, during turn-off  $r_{ds}$  will be almost an open circuit requiring  $C_{rss}$  and  $C_{d(sub)}$  to be charged through  $R_D$  and resulting in a turn-off time that is long compared to the turn-on time. This is especially noticeable for the curves where  $R_G = 0$  and  $C_{gs}$  is charged through the pulse generator impedance only.

The switching curves shown with  $R_G = R_D$  simulate the switching behavior of cascaded stages where the driving source impedance is normally the same as the load impedance. The set of curves with  $R_G = 0$  simulates a low source impedance drive such as might occur in complementary logic circuits.