#### 询"5962-9076604Q2A"供应商


- Meets EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT V.11
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . . ±200 mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Pin Compatible With SN75173 and AM26LS32

#### description

The SN55LBC173 is a monolithic quadruple differential line receiver with 3-state outputs designed to meet the requirements of the EIA standards RS-422-A, RS-423-A, RS-485, and CCITT V.11. This device is optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The four receivers share two ORed enable inputs, one active when high, the other active when low. Each receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of 12 V to -7 V. Fail-safe design ensures that if the inputs are open circuited, the output is always high. The SN55LBC173 is designed using the Texas Instruments proprietary LinBiCMOS<sup>™</sup> technology that provides low power consumption, high switching speeds, and robustness.

**J OR W PACKAGE** (TOP VIEW) 16 🛛 V<sub>CC</sub> 1B [ 15 4B 1A 🛛 2 1Y [] 3 14 4A 13**[]** 4Y G 4 12 G 2Y [ 5 11 🛛 3Y 2A 6 10 3A 2B 🛛 7 9]] 3B GND [ 8 **FK PACKAGE** (TOP VIEW)

SGLS081A - MARCH 1995 - REVISED JUNE 2000



NC - No internal connection

This device offers optimum performance when used with the SN55LBC172M quadruple line driver. The SN55LBC173 is available in the 16-pin CDIP (J), the 16-pin CPAK (W), or the 20-pin LCCC (FK) packages.

The SN55LBC173 is characterized over the military temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


#### SGLS控油的的的。

FUNCTION TABLE (each receiver)							
DIFFERENTIAL INPUTS	ENA	BLES	OUTPUT				
A-B	G	G	Y				
$V_{ID} \ge 0.2 V$	H	X	H				
	X	L	H				
-0.2 V < V <sub>ID</sub> < 0.2 V	H	X	?				
	X	L	?				
$V_{ID} \leq -0.2 V$	H	X	L				
	X	L	L				
Х	L	Н	Z				
Open circuit	H	X	H				
	X	L	H				

H = high level, L = low level, X = irrelevant,

Z = high impedance (off), ? = indeterminate


## logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the J or W package.

## logic diagram (positive logic)






#### 查询"5962-9076604Q2A"供应商

SGLS081A - MARCH 1995 - REVISED JUNE 2000

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	$\ldots$ $-0.3$ V to 7 V
Input voltage, VI (A or B inputs)	±25 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	±25 V
Data and control voltage range	$\ldots$ $-0.3$ V to 7 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE							
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 125°C POWER RATING				
FK	1375 mW	11.0 mW/°C	275 mW				
J	1375 mW	11.0 mW/°C	275 mW				
W	1000 mW	8.0 mW/°C	200 mW				

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Common-mode input voltage, VIC		-7		12	V
Differential input voltage, VID				±6	V
High-level input voltage, VIH	G inputs	2			V
Low-level input voltage, VIL				0.8	V
High-level output current, IOH				-8	mA
Low-level output current, IOL				16	mA
Operating free-air temperature, TA		-55		125	°C



#### SGLS481411MORCH 09976 RELUIGED AUN 世纪的高

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS				TYP <sup>†</sup>	MAX	UNIT
$V_{IT+}$	Positive-going input three	eshold voltage	$I_{O} = -8 \text{ mA}$					0.2	V
$V_{IT-}$	Negative-going input the	eshold voltage	I <sub>O</sub> = 8 mA			-0.2			V
V <sub>hys</sub>	Hysteresis voltage (VIT	+-V <sub>IT-</sub> )					45		mV
VIK	Enable input clamp volta	age	lı = – 18 mA				-0.9	-1.5	V
Vон	High-level output voltag	e	V <sub>ID</sub> = 200 mV,	IOH = -8 m/	Ą	3.5	4.5		V
\/	V <sub>OL</sub> Low-level output voltage		$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA			0.3	0.5	V
VOL			$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA,	T <sub>A</sub> = 125°C			0.7	v
IOZ	High-impedance-state c	output current	$V_{O} = 0 V \text{ to } V_{CC}$					±20	μA
			V <sub>IH</sub> = 12 V,	V <sub>CC</sub> = 5 V,	Other inputs at 0 V		0.7	1	
1.	Due insut summat	Irrent A or B inputs	V <sub>IH</sub> = 12 V,	$V_{CC} = 0 V,$	Other inputs at 0 V		0.8	1	mA
łı	Bus input current		$V_{IH} = -7 V$ ,	V <sub>CC</sub> = 5 V,	Other inputs at 0 V		-0.5	-0.8	ША
			$V_{IH} = -7 V$ ,	$V_{CC} = 0 V,$	Other inputs at 0 V		-0.4	-0.8	1
ΙΗ	High-level input current		V <sub>IH</sub> = 5 V					±20	μΑ
۱ <sub>IL</sub>	Low-level input current		VIL = 0 V					-20	μΑ
los	Short-circuit output curr	ent	$V_{O} = 0$				-80	-120	mA
1	Supply ourrent		Outputs enabled,	l <sub>O</sub> = 0,	$V_{ID} = 5 V$		11	20	<b>m</b> A
ICC Supply current			Outputs disabled				0.9	1.4	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V and  $T_A = 25^{\circ}C$ .

## switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
tau Bronog	Propagation delay time, high-to-low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	25°C	11	22	30	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See Figure 1	-55°C to 125°C	11		35	115
t	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	25°C	11	22	35	ns
<sup>t</sup> PLH	riopagation delay time, tow-to-high-level output	See Figure 1	-55°C to 125°C	11		35	115
t	Output apphla time to high loval	Soo Eiguro 2	25°C		17	40	-
<sup>t</sup> PZH	Output enable time to high level	See Figure 2	-55°C to 125°C			45	ns
4	Output enable time to low lovel	See Figure 3	25°C		18	30	ns
<sup>t</sup> PZL	Dutput enable time to low level		-55°C to 125°C			35	
4	Output disable time from bish lough	See Figure 2	25°C		30	40	ns
<sup>t</sup> PHZ	Output disable time from high level		-55°C to 125°C			55	
		Cas Figure 2	25°C		25	40	
<sup>t</sup> PLZ	Output disable time from low level	See Figure 3	-55°C to 125°C			45	ns
		See Figure 1	25°C		0.5	6	
<sup>t</sup> sk(p) Pi	Pulse skew ( tpHL - tpLH )		-55°C to 125°C			7	ns
t.	Transition time		25°C		5	10	00
tt		See Figure 1	-55°C to 125°C			16	ns




#### <u> 查询"5962-9076604Q2A"供应商</u>

SGLS081A - MARCH 1995 - REVISED JUNE 2000

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.




#### Figure 1. tpd and tt Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. C<sub>I</sub> includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

#### Figure 2. t<sub>PHZ</sub> and t<sub>PZH</sub> Test Circuit and Voltage Waveforms



#### SGLS短行中的ARCHORDFAREL



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle  $\leq$  50%, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 3.  $t_{\mbox{PZL}}$  and  $t_{\mbox{PLZ}}$  Test Circuit and Voltage Waveforms


#### **TYPICAL CHARACTERISTICS OUTPUT VOLTAGE HIGH-LEVEL OUTPUT VOLTAGE** vs vs DIFFERENTIAL INPUT VOLTAGE **HIGH-LEVEL OUTPUT CURRENT** 5.5 4.5 н $V_{CC} = 5 V$ 5 4 V<sub>CC</sub> = 5.25 V T<sub>A</sub> = 25°C V<sub>OH</sub> – High-Level Output Voltage – V 4.5 3.5 V<sub>O</sub> – Output Voltage – V 4 $V_{CC} = 5 V$ 3 3.5 V<sub>CC</sub> = 4.75 V 12 V 12 V -7 < -7 < 2.5 3 >0 $V_{IC} = 0 V$ ì Ш Ш п 2.5 2 2 V 2 V S S ۲ دار 2 1.5 1.5 1 1 0.5 $V_{ID} = 0.2 V$ 0.5 T<sub>A</sub> = 25°C 0 0 20 40 50 70 90 100 $-4 \quad -8 \quad -12 \ -16 \ -20 \ -24 \ -28 \ -32 \ -36 \ -40$ 0 10 30 60 80 0 IOH - High-Level Output Current - mA VID - Differential Input Voltage - mV Figure 4 Figure 5

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

<u> 查询"5962-9076604Q2A"供应商</u>

SGLS081A - MARCH 1995 - REVISED JUNE 2000

### **TYPICAL CHARACTERISTICS**





#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9076604Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9076604QEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9076604QFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ55LBC173FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ55LBC173J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ55LBC173W	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*)

14 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## CERAMIC DUAL IN-LINE PACKAGE

## W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC




#### 查询"5962-9076604O2A"供应商

#### FK (S-CQCC-N\*\*)

MLCC006B - OCTOBER 1996

#### LEADLESS CERAMIC CHIP CARRIER

**28 TERMINAL SHOWN** 



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated