	REVISIONS																			
LTB 查询" \$962-9858701QXA"供应商				DES	CRIPTI	ION						DATE (YR-MO-DA)			APPROVED					
旦吗		9000	rong			<u>u</u>														
	I															I				
	1		r –		1		1	1			1			-			1	1		1
REV																				
SHEET	35	36	37	38	39	40	41													
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATUS				REV	/															
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARED	BY		-			-	-		_	-	-		-	_	-
				Lar	ry T. G	auder					DE								US	
STA		RD			CKED I								COLL	JMBL	JS, O	HIO	43216	6		
MICRO	CIR	CUIT	-	Tha	nh V. Ng	guyen														
DRA	WIN	IG			ROVED									<u></u>						
THIS DRAWIN			BLE	Mo	nica L.	Poelkin	g			I MIC	ROC	IRCU SENT	II, DI TERN	GHA /INA	L, SE	RIAL MOTI	MUL E TEF	TI-MC 8MINA		ILY.
FOR U		ALL	DEE	DRA	WING	APPRC	VAL D	ATE		MO	NOLI	THIC	SILIC	ON	_,				0	,
AND AGE	ICIES (OF THE				99-0)5-26													
DEPARTMENT OF DEFENSE		REV	ISION L	.EVEL				SIZE	:	CAGE		:		50	962-9	2050	27			
AM	AMSC N/A									A	۹	6	7268	;		55	-200	9000	וכ	
											!	4	~		44					
									SHE		1	OF	-	41						

DSCC FORM 2233


APR 97 <u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E154-99

1. SCOPE

查诊验验2-0%50和Mi@XAd(供航空前wo product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



Drawing number

1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

See figure 1

Device type	<u>Generic number</u>	Circuit function
01	UT69151RTE	Serial microcoded monolithic multi-mode intelligent terminal remote terminal only with +5V/-15 V operation

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class		Device requireme	nts documentation			
Μ	non-JAN	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A				
Q or V	Q or V Certification and qualification to MIL-PRF-38535					
1.2.4 <u>Case outline(s)</u> .	1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:					
Outline letter	Descriptive designator	<u>Terminals</u>	Package style			
X Y	See figure 1 See figure 1	139 132	Pin grid array Quad flat package			

140

Quad flat package

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

DSCC FORM 2234 APR 97 Ζ

1.3 Absolute maximum ratings. 1/

查询6962 19662 701 @ XAdd 共应商	65°C to +150°C
Operating case temperature range (T _c)	
Transceiver supply voltage range (V _{CC})	0.3 V dc to +7.0 V dc
Logic supply voltage range (V _{DD})	0.3 V dc to +7.0 V dc
Input voltage range (receiver) (V _{DR})	10 V _{P,L-L}
Maximum power dissipation (P_D)	5 W
Logic voltage on any pin range (V_{VO})	0.3 V dc to V _{DD} + 0.3 V dc
Logic latch-up immunity (I_{LU})	±150 mA
Logic input current (I ₁)	±10 mA
Peak output current (transmitter) (I ₀)	
Maximum junction temperature (T _J)	+150°C
Receiver common mode input voltage range (V _{IC})	5 V dc to +5 V dc
Lead temperature (soldering, 5 seconds)	
Thermal resistance junction-to-case (Θ_{JC}): <u>2</u> /	
Cases X, Y and Z	7°C/W

1.4 Recommended operating conditions.

Supply voltage range (V_{DD}) and (V_{CC})	+4.5 V dc to +5.5 V dc
Receiver differential voltage (V _{DR})	8 V _{P-P}
Logic dc input voltage range (V _{IN})	0 V dc to V _{DD}
Receiver common mode input voltage (VIC)	±5 V dc
Driver peak output current (I ₀)	700 mA
Serial data rate range (S _D)	0 to 1 MHz
Clock duty cycle (D _c)	50 \pm 5%
Case operating temperature range (T _C)	55°C to +125°C
Operating frequency (F _{IN})	

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing	
logic tests (MIL-STD-883, test method 5012)	95.12 percent

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

- 1/ Stress outside the listed absolute maximum rating may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the opertional sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2/ Mounting in accordance with MIL-STD-883, method 1012.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

STANDARDS 查询"5962-9858701QXA"供应商 DEPARTMENT OF DEFENSE

MIL-STD-883 -	Test Methods and Procedures for Microelectronics.
MIL-STD-973 -	Configuration Management.
MIL-STD-1835 -	Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103	-	List of Standard Microcircuit Drawings (SMD's).
MIL-HDBK-780	-	Standard Microcircuit Drawings.
MIL-HDBK-1553	-	Multiplex Application Handbook.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Block diagram</u>. The block diagram shall be as specified on figure 3.

3.2.4 <u>Boundary scan instruction codes</u>. The boundary scan instruction codes shall be as specified on figure 4.

3.2.5 Timing waveforms. The timing waveforms shall be as specified on figure 5.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98587
		REVISION LEVEL	SHEET 4

3.2.6 Radiation exposure connections. The radiation exposure connections shall be as specified when available.

<u>Construction of the second seco</u>

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number H (see MIL-PRF-38535, appendix A).

3.11 IEEE 1149.1 compliance. Theses devices shall be compliant to IEEE 1149.1.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

		TABLE I. Electric	al performanc	e characte	<u>ristics</u> .			
查询"5962at9858701C	QXsymtor	 Test conditi -55፤ C ≤ T _C ≤		Device Type	Group A subgroups	Lin	nits	Unit
		$4.5 V \le V_{DD}$ unless otherwise				Min	Max	1
Low level input voltage	V _{IL1}			All	1, 2, 3		0.8	V
Low level input voltage, TCK input only	V _{IL2}			All	1, 2, 3		0.7	
High level input voltage	VIH			All	1, 2, 3	2.2		V
Low level input voltage <u>2</u> /	VILC			All	1, 2, 3		0.3 V _{DD}	V
High level input voltage <u>2</u> /	V _{IHC}			All	1, 2, 3	0.7 V _{DD}		V
Low level output	V _{OL}	I _{OL} = 4.0 mA		All	1, 2, 3		0.4	V
voltage		I _{OL} = 1.0 : A <u>3</u> /					0.05	
High level output	V _{OH}	I _{он} = 4.0 mA		All	1, 2, 3	2.4		V
voltage		I _{OH} = 1.0 : А <u>3</u> /	1			V _{DD} -0.05		
Input leakage current	I _{IN}	TTL inputs	V _{IN} = V _{DD} or V _{SS}	All	1, 2, 3	-10	+10	: A
		Inputs with pull- up resistors	$V_{IN} = V_{DD}$			-10	+10	_
			$V_{IN} = V_{SS}$			-167	-27	<u> </u>
Three-state output leakage current, TTL loaded outputs, single-drive buffer	l _{oz}	$V_{O} = V_{DD} \text{ or } V_{SS}$		All	1, 2, 3	-10	+10	: A
Short-circuit output current, TTL output loads, single-drive buffer	I _{OS} <u>4</u> / <u>5</u> /	$V_{DD} = 5.5 V, V_{O} = V_{DD} = 5.5 V, V_{O} =$		All	1, 2, 3	-100	+100	mA
Input capacitance	C _{IN}	f = 1 MHz at 0 V		All	4		45	pF
Output capacitance	COUT	See 4.4.1c		All	4		45	
Bidirectional capacitance <u>6</u> /	C _{IO}			All	4		45	
Quiescent current 7/	IDDQ	f = 0 MHz RTE		All	1, 2, 3		1.0	mA
Standby operating current	I _{DDS}	f = 24 MHz		All	1, 2, 3		40	mA
See footnotes at end of tab	ble.							
ST MICROCII	FANDARI RCUIT D			SIZE A			5962-98	8587
DEFENSE SUPF COLUMBU	LY CENTE	ER COLUMBUS			REVISION	LEVEL	SHEET 6	

查询"5962-9858701		· 应 云				1.1.	-ite	<u> </u>
	Symbol	-55E (t conditions $\frac{1}{C} \leq T_C \leq +125EC$	Device Type	Group A Subgroups		nits Max	Unit
		unless	$V \le V_{DD} \le 5.5 V$ otherwise specified			Min	Max	
Common mode input voltage <u>3</u> /	V _{IC}	200 ns rise/f f = 1 MHz	ed stub; input 1.2 V _i all time ±25 ns,	PP, All	1, 2, 3	-5	5	V
V_{CC} supply current	Icc	$V_{CC} = 5.0 V$	0% duty cycle (non-transmitting	.,	1, 2, 3		55	mA
			25% duty cycle <u>8</u> /				250	
			50% duty cycle (f = 1 MHz) <u>8</u> /				410	
			87.5% duty cycle (f = 1 MHz) <u>8</u> /				650	
			100% duty cycle (f = 1 MHz) <u>8</u> /				855	
Input threshold voltage (no response)	V _{TH}	f = 1MHz, ris	-coupled stub; input se/fall time 200 ns a utput $0 \rightarrow 1$ transitio	ıt	1, 2, 3		0.20	V _{PP,L-L}
Input threshold voltage (no response)		Direct-coupl f = 1MHz, ris	ed stub; input at se/fall time 200 ns a utput 0 \rightarrow 1 transitio	All	1, 2, 3		0.28	
Input threshold voltage (response)		Transformer f = 1MHz, ris	-coupled stub; input se/fall time 200 ns a utput $0 \rightarrow 1$ transitio	tat All .t	1, 2, 3	0.86	14.0	
Input threshold voltage (response)		Direct-coupl f = 1MHz, ris	ed stub; input at se/fall time 200 ns a utput $0 \rightarrow 1$ transitio	All	1, 2, 3	1.20	20.0 <u>3</u> /	
Common mode rejection ratio	CMRR			All	1, 2, 3	Pass/Fail <u>15</u> /		N/A
Output voltage swing Per MIL-STD-1553B	Vo		-coupled stub, Poin Hz, R _L = 70Ω <u>3</u> /	t A; All	1, 2, 3	18	27	V _{PP,L-L}
Output voltage swing Per MIL-STD-1553B			ed stub, Point A; IHz, R _L = 35Ω			6.0	9	
Output voltage swing Per MIL-STD-1553A		Point A , inp R∟ = 35Ω	ut f = 1 MHz,			6.0	20	
Output noise voltage differential <u>8</u> /	V _{NS}		-coupled stub, Poin to10MHz, R∟ = 70Ω		1, 2, 3		14	mV- RMS _{LL}
			ed stub, Point A; to 10 MHz, R _L = 35	Ω			5	
See footnotes at end of t	able.							
		RD DRAWING		SIZE A			5962-9	98587
DEFENSE SU	PPLY CEN				REVISION L	EVEL	SHEET 7	,

	Т	ABLE I. Electrical performanc	<u>e characteri</u>	istics -	Continued.			
查词"5862-985870	1 @ymbol 7	<mark>、 [[[[[[[[[[[[[[[[[[[</mark>		Device Type	Group A subgroups	Li	mits	Unit
		$4.5 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V}$ unless otherwise specifi				Min	Max	
Output symmetry <u>16</u> /	Vos	Transformer-coupled stub, P R _L = 70 Ω , measurement take 2.5 µs after end of transmiss	en	All	1, 2, 3	-250	+250	mV PP,L-L
		Direct-coupled stub, Point A; $R_{L} = 35\Omega$, measurement take 2.5 µs after end of transmiss	en			-90	+90	
Output voltage distortion (overshoot or ring)	V _{DIS}	Transformer-coupled stub, P $R_L = 70\Omega \underline{3}/$	oint A;	All	1, 2, 3	-900	+900	mV peak,L·
		Direct-coupled stub, Point A; R _L = 35Ω				-300	+300	
Terminal input impedance <u>8</u> /	T _{IZ}	Transformer-coupled stub; in f = 75 KHz to 1MHz (power o or power off; non-transmitting removed from circuit).	n l	All	1, 2, 3	1		KΩ
		Direct-coupled stub; input at f = 75 KHz to 1MHz (power o or power off; non-transmitting removed from circuit).	n			2		
Transmitter output Rise/fall time	t _R ,t _F	Input f = 1 MHz 50%duty cyc Direct-coupled $R_L = 35\Omega$ outp At 10% through 90% points TXOUT, TXOUT.		All	9, 10, 11	100	300	ns
Zero crossing distortion	t _{RZCD}	Direct-coupled stub; input at F = 1MHz, 3 V_{PP} (skew INPL ±150 ns), rise/fall time 200 ns		All	9, 10, 11	-150	150	ns
Zero crossing stability	t _{TZCS}	Input TXIN and TXIN should Transmitter output zero cross At 500 ns, 1000 ns, 1500 ns, 2000 ns. These zero crossing should not deviate more than ns.	sings and gs	All	9, 10, 11	-25	25	ns
Functional tests		See 4.4.1b		All	7, 8			
See footnotes at end of	table.		I		·			•
	STANDA CIRCUIT	ARD DRAWING	SIZE A				5962-9	8587
DEFENSE SU	PPLY CEN	NTER COLUMBUS 0 43216-5000			REVISION LE	VEL	SHEET 8	

	TA	BLE I. Electrical performanc	e characteristics	- Continued.			
查词"5963-9858701	Qeymber	亚商 Test conditions <u>1</u> / -55E C ≤ T _C ≤ +125E C	Device type	Group A Subgroups	Lim	iits	Unit
		$4.5 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ unless otherwise specifi		9	Min	Max	
		Non-multiplexed memory/reg	ister write (8-bit)	<u>9</u> / <u>10</u> /		-	
Address setup time <u>3</u> /	t _{AS}	See figure 5	All	9, 10, 11	5		ns
Data setup time <u>3</u> /	t _{DS}		All	9, 10, 11		20	
Write pulse width (non- Contended) <u>3</u> /	t _{wP1}		All	9, 10, 11	230 <u>11</u> /		
Write pulse width (contended) <u>3</u> /	t _{wP2}		All	9, 10, 11	1700 <u>11</u> / <u>12</u> /		
Address hold time <u>3</u> /	t _{AH}		All	9, 10, 11	0		
Data hold time <u>3</u> /	t _{DH}		All	9, 10, 11	0		
RDY low time (non- contended)	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>13</u> /	
RDY high time <u>3</u> /	t _{RDYH}		All	9, 10, 11	0	25	
RDY low Z <u>3</u> /	t _{RDYX}		All	9, 10, 11	3		
 RDY high Z <u>3</u> /	t _{RDYZ}		All	9, 10, 11		33	
Minimum cycle time <u>3</u> /	t _{cyc}		All	9, 10, 11	20		
		ı Jon-multiplexed memory/regi		<u>13/ 14/</u>			I
Address setup time <u>3</u> /	t _{AS}	See figure 5	All	 9, 10, 11	5		ns
Data low Z <u>3</u> /	t _{QX}		All	9, 10, 11	0	30	
Address hold time <u>3</u> /	t _{AH}		All	9, 10, 11	0		
Data valid <u>3</u> /	t _{av}		All	9, 10, 11	12		
Data high Z <u>3</u> /	t _{QZ}		All	9, 10, 11	0	32]
RDY low time (non- contended) <u>3</u> /	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>12</u> /	
RDY high time <u>3</u> /	t _{RDYH}		All	9, 10, 11	0	25]
RDY low Z <u>3</u> /	t _{RDYX}		All	9, 10, 11	3		
RDY high Z <u>3</u> /	t _{RDYZ}		All	9, 10, 11		33	1
See footnotes at end of ta	ıble.						
MICROC		DRAWING	SIZE A			5962-9	98587
		ER COLUMBUS 43216-5000		REVISION I	EVEL	SHEET S)

	TA	BLE I. Electrical performanc	e characteristics	- Continued.			
查询"5962-9858701	Q sy mbt#	亚商 Test conditions <u>1</u> / -55E C ≤ T _C ≤ +125E C	Device type	Group A subgroups	Lim	iits	Unit
		$4.5 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ unless otherwise specifi		oubgroupe	Min	Max	
	Ν	Ion-multiplexed memory/regi	ster write (16-bit)	<u>9</u> / <u>10</u> /			
Address setup time <u>8</u> /	t _{AS}	See figure 5	All	9, 10, 11	5		ns
Data setup time <u>8</u> /	t _{DS}		All	9, 10, 11		20	
Write pulse width (non- contended) <u>3</u> /	t _{wP1}		All	9, 10, 11	230 <u>11</u> /		
Write pulse width (contended) <u>3</u> /	t _{WP2}		All	9, 10, 11	1700 <u>11</u> / <u>12</u> /		
Address hold time <u>8</u> /	t _{AH}		All	9, 10, 11	0		
Data hold time <u>8</u> /	t _{DH}		All	9, 10, 11	0		
RDY low time (non- contended)	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>13</u> /	
RDY high time <u>8</u> /	t _{RDYH}		All	9, 10, 11	0	25	
RDY low Z <u>8</u> /	t _{RDYX}		All	9, 10, 11	3		
 RDY high Z	t _{RDYZ}		All	9, 10, 11		33	
Minimum cycle time <u>3</u> /	t _{cyc}		All	9, 10, 11	20		
		ı on-multiplexed memory/regis		<u>13/ 14/</u>			L
Address setup time <u>8</u> /	t _{AS}	See figure 5	All	9, 10, 11	5		ns
Data low Z <u>8</u> /	t _{ax}		All	9, 10, 11	0	30	
Address hold time <u>8</u> /	t _{AH}		All	9, 10, 11	0		
Data valid <u>8</u> /	t _{QV}		All	9, 10, 11	20]
Data high Z <u>8</u> /	t _{az}		All	9, 10, 11	0	32	
RDY low time (non- contended)	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>12</u> /	
RDY high time <u>8</u> /	t _{RDYH}		All	9, 10, 11	0	25	
RDY low Z <u>8</u> /	t _{RDYX}		All	9, 10, 11	3		
RDY high Z	t _{RDYZ}		All	9, 10, 11		33	
See footnotes at end of ta	ıble.						
MICROC		DRAWING	SIZE A			5962-9	98587
		ER COLUMBUS 43216-5000		REVISION	LEVEL	SHEET 1	0

	ТА	BLE I. <u>Electrical performance</u>	e characteristics	- Continued.			
查询"5963-9858701	QSYM blat	亚商 Test conditions <u>1</u> / -55E C ≤ T _C ≤ +125E C	Device type	Group A subgroups	Lim	nits	Unit
		$4.5 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ unless otherwise specific		oubgroupe	Min	Max	
		Multiplexed memory/registe	er write (8-bit) <u>9</u>	/ <u>10</u> /		•	
Address setup time <u>3</u> /	t _{AS}	See figure 5	All	9, 10, 11	0		ns
ALE pulse width <u>3</u> /	t _{AHAL}		All	9, 10, 11	20		
Data setup time <u>8</u> /	t _{DS}		All	9, 10, 11		20	
Write pulse width (non- contended) <u>3</u> /	t _{WP1}		All	9, 10, 11	230 <u>11</u> /		
Write pulse width (contended) <u>3</u> /	t _{WP2}		All	9, 10, 11	1700 <u>11</u> / <u>12</u> /		
Address hold time <u>8</u> /	t _{AH}		All	9, 10, 11	5		
Data hold time <u>8</u> /	t _{DH}	ļ	All	9, 10, 11	0		ļ
RDY low time (non- contended) <u>8</u> /	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>12</u> /	
RDY high time <u>3</u> /	t _{RDYH}		All	9, 10, 11	0	25	
RDY low Z <u>3</u> /	t _{RDYX}		All	9, 10, 11	3		
 RDY high Z <u>3</u> /	t _{RDYZ}		All	9, 10, 11		33	
Address latch setup time <u>8</u> /	t _{ALS}		All	9, 10, 11	5		
Minimum cycle time <u>3</u> /	t _{cyc}		All	9, 10, 11	20		
		Multiplexed memory/registe	r read (8-bit) <u>13</u>	<u> 14</u> /		1	
Address setup time <u>3</u> /	t _{AS}	See figure 5	All	9, 10, 11	0		ns
ALE pulse width <u>3</u> /	t _{AHAL}		All	9, 10, 11	20		
Data low Z <u>3</u> /	t _{ax}		All	9, 10, 11	0	30	
Address hold time <u>3</u> /	t _{AH}		All	9, 10, 11	5		
Data valid <u>3</u> /	t _{QV}		All	9, 10, 11	12		
Data high Z <u>3</u> /	t _{qz}		All	9, 10, 11	3	32	
RDY low time (non- contended) <u>3</u> /	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>12</u> /	
RDY high time <u>3</u> /	t _{RDYH}	1	All	9, 10, 11	0	25	1
See footnotes at end of ta	able.						
	TANDAF	RD DRAWING	SIZE A			5962-9	98587
DEFENSE SUP	PLY CENT	FER COLUMBUS 43216-5000		REVISION	LEVEL	SHEET	1


	TA	BLE I. Electrical performance c	haracteristics	- Continued.			
查词"5963-9858701		亚商 Test conditions <u>1</u> / -55E C ≤ T _C ≤ +125E C	Device type	Group A subgroups	Lim	iits	Unit
		$4.5 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ unless otherwise specified	iype	subgroups	Min	Max	
	Multi	plexed memory/register read (8	-bit) - Continue	ed <u>13</u> / <u>14</u> /		•	
RDY low Z <u>3</u> /	t _{RDYX}	See figure 5	All	9, 10, 11	3		ns
RDY high Z <u>3</u> /	t _{RDYZ}		All	9, 10, 11		33	
Address latch setup time <u>3</u> /	t _{ALS}		All	9, 10, 11	5		
		Multiplexed memory/register w	vrite (16-bit)	<u>)</u> / <u>10</u> /			
Address setup time <u>3</u> /	t _{AS}	See figure 5	All	9, 10, 11	0		ns
ALE pulse width <u>3/</u>	t _{AHAL}		All	9, 10, 11	20		
Data setup time <u>3</u> /	t _{DS}		All	9, 10, 11		20	
Write pulse width (non- contended) <u>3</u> /	t _{wP1}		All	9, 10, 11	230 <u>11</u> /		
Write pulse width (contended) <u>3</u> /	t _{WP2}		All	9, 10, 11	1700 <u>11</u> / <u>12</u> /		
Address hold time <u>3</u> /	t _{AH}		All	9, 10, 11	5		
Data hold time <u>3</u> /	t _{DH}		All	9, 10, 11	0		
RDY low time (non- contended) <u>3</u> /	t _{RDYL1}		All	9, 10, 11		245	
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>12</u> /	
RDY high time <u>3</u> /	t _{RDYH}		All	9, 10, 11	0	25	
RDY low Z <u>3</u> /	t _{RDYX}		All	9, 10, 11	3		
RDY high Z <u>3</u> /	t _{RDYZ}		All	9, 10, 11		33	
Address latch setup time <u>3</u> /	t _{ALS}		All	9, 10, 11	5		
Minimum cycle time <u>3</u> /	t _{cyc}		All	9, 10, 11	20		
		Multiplexed memory/register re	ad (16-bit) <u>1</u>	<u>3</u> / <u>14</u> /			
Address setup time <u>3</u> /	t _{AS}	See figure 5	All	9, 10, 11	0		ns
ALE pulse width <u>3</u> /	t _{AHAL}		All	9, 10, 11	20		
Data low Z <u>3</u> /	t _{ax}		All	9, 10, 11	0	30	
Address hold time <u>3</u> /	t _{AH}		All	9, 10, 11	5		
Data valid <u>3</u> /	t _{av}		All	9, 10, 11	20		
Data high Z <u>3</u> /	t _{qz}		All	9, 10, 11	3	32	
See footnotes at end of ta	ble.						
MICROC		DRAWING	SIZE A			5962-9	98587
		ER COLUMBUS 43216-5000		REVISION	LEVEL	SHEET 1:	2


	TA	BLE I. <u>Electrical performanc</u>	e characteristics	- Continued.			
查询"5963-9858701	QSYM blat		Device	Group A subgroups	Lin	nits	Unit
		-55E C \leq T _C \leq +125E C 4.5 V \leq V _{DD} \leq 5.5 V unless otherwise specif		subgroups .	Min	Max	
	Multi	blexed memory/register read	(16-bit) - Continu	ed <u>13</u> / <u>14</u> /		1	I
RDY low time (non- contended) <u>3</u> /	t _{RDYL1}	See figure 5	All	9, 10, 11		245	ns
RDY low time (contended) <u>3</u> /	t _{RDYL2}		All	9, 10, 11		1700 <u>13</u> /	
RDY high time <u>3</u> /	t _{RDYH}		All	9, 10, 11	0	25	1
RDY low Z <u>3</u> /	t _{RDYX}		All	9, 10, 11	3		1
 RDY high Z <u>3</u> /	t _{RDYZ}		All	9, 10, 11		33	1
Address latch setup time <u>3</u> /	t _{ALS}		All	9, 10, 11	5		
		Auto-initializatio	n read cycle				
Address setup time <u>8</u> /	t _{AS}	See figure 5	All	9, 10, 11	35		ns
Address hold time <u>8</u> /	t _{AH}		All	9, 10, 11	35		1
Data setup time <u>3</u> /	t _{DS}		All	9, 10, 11	41		1
Data hold time <u>3</u> /	t _{DH}		All	9, 10, 11	5		1
Read pulse width <u>3</u> /	t _{RP}		All	9, 10, 11	160		1
Setup time <u>3</u> /	ts		All	9, 10, 11	45		1
_		Maximum c	ycle time	, ,			L
Maximum register/ memory time <u>3</u> /	ta	See figure 5	All	9, 10, 11		7	μs
	I	JTAG ti	ming	II		•	•
TCK frequency		See figure 5	All	9, 10, 11		1	MHz
TCK period	ta		All	9, 10, 11	1000		ns
TCK high time	t _b		All	9, 10, 11	1/2t _a		1
TCK low time	tc		All	9, 10, 11	1/2t _a		-
TCK rise time	t _d		All	9, 10, 11		5	-
TCK fall time	t _e			9, 10, 11	050	5	-
TDI, TMS setup time TDI, TMS hold time	t _f			9, 10, 11 9, 10, 11	250 250		1
TDO valid delay	t _g t _h			9, 10, 11	250		-
See footnotes at end of ta				-, -, -, -,			
MICROC		DRAWING	SIZE A			5962-9	98587
		ER COLUMBUS 43216-5000		REVISION I	EVEL	SHEET	3

TABLE I. Electrical performance characteristics - Continued.

- 1/ 查确定5960 t0 8563 和 more than ±50 mV unless otherwise specified. GND may not vary from 0 V by more than ±50 mV unless otherwise specified.
- 2/ 24 MHz input only.
- 3/ Guaranteed by design but not tested.
- $\frac{4}{2}$ Supplied as a design limit but not guaranteed or tested.
- 5/ Not more than one output may be shorted at a time for maximum duration of one second.
- $\underline{6}$ / For all pins except CHA, \overline{CHA} , CHB, and \overline{CHB} .
- $\overline{7}$ / All inputs tied to V_{DD}.
- 8/ Guaranteed by characterization but not tested.
- <u>9</u>/ A cycle begins on the latter falling edge of \overline{CS} , \overline{DS} , and \overline{WR} or R/\overline{WR} .
- <u>10</u>/ A cycle ends on the rising edge of either \overline{CS} , \overline{DS} , and \overline{WR} or R/\overline{WR} .
- <u>11</u>/ For applications not using RDY signal.
- 12/ Non-buffered mode of operation.
- <u>13</u>/ A cycle begins on the latter falling edge of \overline{CS} , \overline{DS} , and \overline{RD} .
- <u>14</u>/ A cycle ends on the rising edge of either \overline{CS} , \overline{DS} , and \overline{RD} .
- 15/ Pass/fail criteria per the test method described in MIL-STD-1553, appendix A, RT validation test plan, section 5.1.2.2, common mode rejection.
- 16/ Test in accordance with the method described in MIL-STD-1553B output symmetry, section 4.5.2.1.1.4.

STANDARD OLL 5962-98587 MICROCIRCUIT DRAWING A 5962-98587 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 REVISION LEVEL SHEET 14	STANDARD	SIZE		E000 00E07
		А		5962-98587
			REVISION LEVEL	SHEET 14






<u>查询"5962-9858701Q</u>	XA"供应商		Case Y		
	Symbol	Millin	neters	Inc	hes
		Min	Max	Min	Max
	А		3.30		.130
	A1		2.67		.105
	b	0.23	0.33	.009	.013
	с	0.10	0.18	0.005	0.008
	D/E	37.72	38.74	1.495	1.525
	D1/E1	23.88	24.38	0.940	0.960
	L	6.35		.250	
	е	0.635	5 BSC	,025	BSC

NOTE: The US Government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurements. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. Case outlines - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 17



DSCC FORM 2234 APR 97


查询"5962-9858701QXA"供应商

			Case Z			
	Symbol	Millin	neters	In	ches	
		Min	Max	Min	Max	
	Α		3.01		.120	
	A1		2.54		.100	
	b	0.1524	0.254	.006	.010	
	с	0.1270	0.203	.005	.008	
	D/E		72.90		2.870	
	D1	36.96	37.72	1.455	1.485	
	D2/E2	21.59	9 BSC	.85	0 BSC	
	D3/E3	10.80	D BSC	.42	5 BSC	
	E1	34.19	34.90	1.346	1.374	
	е	0.63	5 BSC	.02	5 BSC	
NOTE:	L The US Gove item was origi	9.652 rnment prefer nally designed	red system of d using inch-po	.380 measurement ound units of	5 BSC t is the metric SI systemeasurements. In the nd units shall take pre	e event of conflict
NOTE:	L The US Gove item was origi	9.652 rnment prefer nally designed netric and inch	red system of d using inch-po	.380 measurement ound units of the inch-pour	t is the metric SI systeme measurements. In the nd units shall take pre	e event of conflict
S	L The US Gove item was origi	9.652 rnment prefer nally designed netric and inch	red system of d using inch-po n-pound units,	.380 measurement ound units of the inch-pour	t is the metric SI systeme measurements. In the nd units shall take pre	e event of conflict

	Terminal symbol CHB CHB	Terminal number C12 C13	Terminal symbol MSEL3	Terminal number	X Terminal	Terminal	Terminal	Terminal	T
number s A2	symbol CHB	number C12	symbol			Terminal	Terminal	Townsings	T
A3 A7			MSEL3		symbol	number	symbol	number	Terminal symbol
A7	CHB	012		F7	TERACT	H13	A12	L8	ED2
			A2	F8	Vcc	H14	V _{ss}	L9	Vss
A8	CHA	C14	AO	F9	EA12	J1	MSELO	L10	DA14
	V_{DD}	D1	SSYSF	F10	EA11	J2	TMSS	L11	DA12
A9	Vss	D2	NC	F11	A 7	J3	MSEL1	L12	DA9
A10	CS	D3	Vcc	F12	A6	J7	EA2	L13	DA8
A11	MSEL2	D7	NC	F13	A5	J8	MRST	L14	DA6
A12	DS	D8	NC	F14	V _{DD}	J9	EA1	M1	Vss
A13	V _{SS}	D9	READY	G1	RTPTY	J10	EAO	M2	AUTOEN
B1	GND	D10	BIST	G2	RTA1	J11	DA2	MЗ	YF_INT
B2	V _{ss}	D11	EC1	G3	RTA3	J12	DA1	M7	ED6
B3	V _{DD}	D12	MSEL5	G7	V _{DD}	J13	DA0	M8	ED3
B7	CHA	D13	A4	G8	EA4	J14	A15	M9	ED0
B8	Vss	D14	Vss	G9	EA8	K1	V _{DD}	M10	Vss
B9	GND	E1	GND	G10	EA10	K2	TDIS	M11	DA13
B10	EC2	E2	RTA4	G11	A11	К3	TDOS	M12	DA10
B11	ECS	E3	GND	G12	A10	K7	R/\overline{WR} or \overline{WR}	M13	DA7
B12	EC0	E7	GND	G13	A9	K8	RD	M14	Vss
B13 I	MSEL4	E8	V _{CC}	G14	A8	K9	MSG_ACK	N2	V_{DD}
B14	V_{DD}	E9	EA5	H1	Vss	K10	ED7	N3	ED5
C1	Vcc	E10	EA6	H2	A/BSTD	K11	DA5	N7	24 MHz
C2	NC	E11	EA7	H3	LOCK	K12	DA3	N8	ED4
C3	GND	E12	ALE	H7	V _{SS}	K13	DA4	N9	ED1
C7	GND	E13	A3	H8	EA3	K14	V _{DD}	N10	NC
C8	GND	E14	A1	H9	YF_ACK	L1	MSG_INT	N11	DA15
C9	$V_{\rm CC}$	F1	V_{DD}	H10	RDY	L2	ТСК	N12	DA11
C10	V _{cc}	F2	RTA0	H11	A14	L3	TRST	N13	V_{DD}
C11	EA9	F3	RTA2	H12	A13	L7	TCLK		
C8 C9 C10	GND V _{CC} V _{CC} EA9	F1 F2	V _{DD} RTA0	H10 H11	YF_ACK RDY A14	L2 L3	MSG_INT TCK TRST	N12	DA15 DA11

Device 查讷pe5962	2-9858701C	XA"供应函			All				
Case outline					Y				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Termina symbol
1	DA14	29	DA3	57	СНВ	85	DS	113	A9
2	DA13	30	ED2	58	СНВ	86	V _{DD}	114	A8
3	DA12	31	DA2	59	СНВ	87	V _{ss}	115	24 MHz
4	BIST	32	ED0	60	СНВ	88	MRST	116	V _{ss}
5	DA11	33	GND	61	V_{cc}	89	TRST	117	A7
6	V _{DD}	34	EA11	62	EAO	90	TDI	118	A6
7	V_{SS}	35	EA12	63	MSEL5	91	тск	119	A5
8	EC2	36	EA10	64	TERACT	92	RDY	120	A4
9	EC1	37	DA0	65	READY	93	V _{DD}	121	V _{DD}
10	EC0	38	DA1	66	MSEL4	94	V _{ss}	122	Vss
11	DA10	39	Vcc	67	MSEL2	95	ALE	123	A3
12	DA9	40	CHA	68	SSYSF	96	TDO	124	A2
13	V_{DD}	41	CHA	69	GND	97	TMS	125	A1
14	V _{SS}	42	CHA	70	RTPTY	98	MSG_INT	126	AO
15	ECS	43	CHA	71	MSEL3	99	YF_INT	127	TCLK
16	DA8	44	V _{cc}	72	V _{cc}	100	V _{DD}	128	DA15
17	DA7	45	GND	73	RTA0	101	V _{ss}	129	YF_AC
18	ED6	46	EA9	74	GND	102	AUTOEN	130	MSG_AC
19	DA5	47	EA8	75	RTA4	103	R/ <u>WR</u> or WR	131	V _{DD}
20	ED7	48	EA7	76	RTA3	104	CS	132	V _{ss}
21	ED4	49	EA6	77	V _{cc}	105	A15		
22	ED5	50	EA5	78	RTA2	106	A14		
23	Vcc	51	EA4	79	RTA1	107	A13		
24	DA6	52	EA3	80	LOCK	108	A12		
25	ED3	53	V_{SS}	81	A/B STD	109	V _{DD}		
26	DA4	54	EA2	82	V _{SS}	110	V _{SS}		
27	ED1	55	EA1	83	V _{DD}	111	A11		
28	V _{cc}	56	Vcc	84	RD	112	A10		
20	VCC						•	II	1
			FIGURE 2.	<u>reminal co</u>	onnections -				
	MICROCIE				SIZE A			Ę	5962-985
DEF	ENSE SUPP	LY CENTER 5, OHIO 432 ⁻		3		RE	VISION LEVE	L SF	IEET 21

Device	2-9858701Q>	KA"供应商	商		All				
Case outline					Z				
Ferminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	V _{SS}	29	DA4	57	V _{SS}	85	EA12	113	SSYSF
2	V _{DD}	30	DA3	58	V _{ss}	86	NC	114	BIST
3	YF_ACK	31	DA2	59	NC	87	V _{CC}	115	RTA4
4	YF_INT	32	DA1	60	V _{DD}	88	GND	116	RTA3
5	MSG_ACK	33	DA0	61	ED0	89	GND	117	RTA2
6	MSG_INT	34	V _{DD}	62	ED1	90	GND	118	RTA1
7	24 MHz	35	Vss	63	ED2	91	NC	119	RTA0
8	NC	36	V_{SS}	64	ED3	92	CHA	120	RTPTY
9	V _{DD}	37	V _{DD}	65	ED4	93	CHA	121	LOCK
10	RD	38	A15	66	ED5	94	V _{CC}	122	A/BSTD
11	R/\overline{WR} or \overline{WR}	39	A14	67	ED6	95	GND	123	V _{ss}
12	DS	40	A13	68	ED7	96	ECS	124	MSEL5
13	ALE	41	A12	69	V _{DD}	97	EC2	125	MSEL4
14	CS	42	A11	70	V_{SS}	98	EC1	126	MSEL3
15	RDY	43	A10	71	V _{SS}	99	EC0	127	MSEL2
16	V _{DD}	44	V _{DD}	72	V_{DD}	100	NC	128	MSEL1
17	DA15	45	A9	73	EA0	101	Vcc	129	MSEL0
18	DA14	46	A8	74	EA1	102	CHB	130	MRST
19	DA13	47	A 7	75	EA2	103	CHB	131	AUTOEN
20	DA12	48	A6	76	EA3	104	NC	132	V _{SS}
21	DA11	49	A5	77	EA4	105	GND	133	TRST
22	DA10	50	A4	78	EA5	106	GND	134	TDOS
23	DA9	51	A3	79	EA6	107	Vcc	135	TDIS
24	DA8	52	A2	80	EA7	108	GND	136	TMSS
25	DA7	53	V _{SS}	81	EA8	109	NC	137	тск
26	DA6	54	A1	82	EA9	110	READY	138	TCLK
27	V _{ss}	55	A0	83	EA10	111	TERACT	139	V _{DD}
28 NC = No c	DA5 connection	56	NC FIGURE 2.	84	EA11	112 Continued.	GND	140	V _{SS}
	STA	NDARD	AWING		SIZE A				5962-9858
DE	FENSE SUPPL' COLUMBUS,	Y CENTER	COLUMBUS	6		REV	ISION LEVE	L Sł	IEET 22




查询"5962-9858701QXA"供应商


Device types	Device types ALL				
Instruction name	Instruction code				
BYPASS	1111				
SAMPLE/PRELOAD	0010				
EXTEST	0000				


FIGURE 4. Boundary scan instruction codes.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 24

查询"5962-9858701Q 24 MHz EA(12+0)		TE READ CYCLE	ADDRESS	
ED (7=0)			DATA VALID	
ECS	ج5 MAX			
AUTOEN	+7777	///////////////////////////////////////	///////////////////////////////////////	Z
MRST	<i>F</i>			_
EC (2 • 0)	VALID			
NOTE: Two bytes are rea	d on each ECS cycle using only an ac	ddress transition (ΆΤ).	
	TWO WAIT-ST	ATE READ CYCLE		
24 MHz				L
EA(12:0)	ADDRESS	X	ADDRESS	
ED (7•0)	DA	TA VALID	DATA VALID	_
ECS			[_
AUTOEN		///////////////////////////////////////		72
MRST				
EC (2+0)	VALID			
	AUTO-INITIAL	IZATION READ CY	CLE	
	FIGURE 5. <u>Timi</u>	ng waveforms.		
	ANDARD RCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPP	LY CENTER COLUMBUS S, OHIO 43216-5000		REVISION LEVEL	SHEET 25













查询"5962-9858701QXA"供应商

AUTO-INITIALIZATION READ CYCLE









4.2.1 Additional criteria for device class M.

查询"6962+985876+100x 4014共成小商_-STD-883.

- (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- (2) $T_A = +125EC$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - b. Subgroup 4 (C_{IN}, C_{OUT}, and C_{IO}) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample of 5 devices with zero failures shall be required.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125EC$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 34

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38登词 "你说这家我们们们就会"你说道我的问题,我们就能帮助你。 accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class M	Device class Q	Device class V	
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /	
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	

TABLE II	Electrical test	requirements.
	LICULIUAL LCSL	requirements.

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25E C * 5E C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 35

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

查询"5962-9858701QXA"供应商

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 36

iption		(业商)	1 6.XXA "H#	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
				ν <u>τηγφιανψη</u> η	
		Data Bit 0 (LSB) of the bidirectio		ттв	DAO
		, ,			
		Bit 1 of the bidirectional Da		TTB	DA1
		Bit 2 of the bidirectional Da		TTB	DA2
		Bit 3 of the bidirectional Da		TTB	DA3
		Bit 4 of the bidirectional Da		TTB	DA4
		Bit 5 of the bidirectional Da		TTB	DA5
		Bit 6 of the bidirectional Da		TTB	DA6
		Bit 7 of the bidirectional Da		TTB	DA7
		Bit 8 of the bidirectional Da		TTB	DA8
		Bit 9 of the bidirectional Da		TTB	DA9
		Bit 10 of the bidirectional D		TTB	DA10
		Bit 11 of the bidirectional D		TTB	DA11
		Bit 12 of the bidirectional D		TTB	DA12
		Bit 13 of the bidirectional D		TTB	DA13
	ata bus.	Bit 14 of the bidirectional D		TTB	DA14
	onal Data bus.	Bit 15 (MSB) of the bidirect		TTB	DA15
	s bus	Addres			
	ous.	Bit 0 (LSB) of the Address I		TI	A0
		Bit 1 of the Address bus.		TI	A1
		Bit 2 of the Address bus.		TI	A2
		Bit 3 of the Address bus.		TI	A3
		Bit 4 of the Address bus.		TI	A4
		Bit 5 of the Address bus.		TI	A5
		Bit 6 of the Address bus.		TI	A6
		Bit 7 of the Address bus.		TI	A7
		Bit 8 of the Address bus.		TI	A8
		Bit 9 of the Address bus.		TI	A9
		Bit 10 of the Address bus.		TI	A10
		Bit 11 of the Address bus.		TI	A11
		Bit 12 of the Address bus.		TI	A12
		Bit 13 of the Address bus.		TI	A13
		Bit 14 of the Address bus.		TI	A14
	s bus.	Bit 15 (MSB) of the Address		TI	A15
	s bus.	Bit 5 of the Address bus.Bit 6 of the Address bus.Bit 7 of the Address bus.Bit 8 of the Address bus.Bit 9 of the Address bus.Bit 10 of the Address bus.Bit 11 of the Address bus.Bit 12 of the Address bus.Bit 13 of the Address bus.Bit 14 of the Address bus.	 	TI TI TI TI TI TI TI TI TI TI TI TI	A9 A10 A11 A12 A13 A14 A15

TABLE III. Pin descriptions - Continued.							
Auto-initialization address bus							
EA0	ТО		Bit 0 (LSB) of the auto-init Address bus.				
EA1	ТО		Bit 1 of the auto-init Address bus.				
EA2	ТО		Bit 2 of the auto-init Addres	Bit 2 of the auto-init Address bus.			
EA3	ТО		Bit 3 of the auto-init Address bus.				
EA4	то		Bit 4 of the auto-init Addres	Bit 4 of the auto-init Address bus.			
EA5	ТО		Bit 5 of the auto-init Addres	Bit 5 of the auto-init Address bus.			
EA6	ТО		Bit 6 of the auto-init Addres	s bus.			
EA7	то		Bit 7 of the auto-init Addres	s bus.			
EA8	то		Bit 8 of the auto-init Addres	s bus.			
EA9	ТО		Bit 9 of the auto-init Addres				
EA10	ТО		Bit 10 of the auto-init Addre				
EA11	TO		Bit 11 of the auto-init Addre				
EA12	ТО		Bit 12 (MSB) of the auto-ini				
			Auto-initializat				
ED0	TUI		Bit 0 (LSB) of the auto-init of				
ED1	TUI		Bit 1 of the auto-init data.	Jata.			
ED2	ти		Bit 2 of the auto-init data.				
ED3	ти		Bit 3 of the auto-init data.				
ED4	TUI		Bit 4 of the auto-init data.				
ED5	ти						
ED6	TUI		Bit 5 of the auto-init data.				
ED0 ED7							
	101		, ,				
RTA0	Remote terminal address inputs RTA0 TUI Remote Terminal Address bit 0. This input is the least significant bit for the RT address.						
RTA1	TUI		Remote Terminal Address	bit 1. This is bit 1	of the RT address.		
RTA2	TUI		Remote Terminal Address	bit 2. This is bit 2	of the RT address.		
RTA3	TUI		Remote Terminal Address	bit 3. This is bit 3	of the RT address.		
RTA4	TUI		Remote Terminal Address	bit 4. This is the r	most significant bit of the	RT address.	
RTPTY	TUI		Remote Terminal Parity. T				
See footn	See footnotes at end of table.						
			DRAWING	SIZE A		5962-98587	
DE			TER COLUMBUS 43216-5000		REVISION LEVEL	SHEET 38	
SCC FORM 22	SCC FORM 2234						

查编。5962开985 <u>870192升。当共应商</u> Description						
	<u>. ··</u>		JTAG testability pins			
TDO	TTO		Device TDO. This output performs the operation of Test Data Output as defined in the IEEE Standard 1149.1.			
TDI	TUI		Device TDI. This input performs the operation of Test Data Input as defined in the IEEE Standard 1149.1.			
TMS	TUI		Device TMS. This input performs the operation of Test Mode Select as defined in the IEEE Standard 1149.1.			
ТСК	ТІ		TCK. This input performs the operation of Test Clock as defined in the IEEE Standard 1149.1.			
TRST	TUI	AL	$\overline{\text{TRST}}$. This input provides the RESET to the TAP controller as defined in the IEEE Standard 1149.1. This non-inverting input buffer is optimized for driving TTL input levels. When not exercising JTAG, tie $\overline{\text{TRST}}$ to a logical 0.			
			Biphase inputs/outputs			
CHA	DIO		Channel A (true). This is the Manchester-encoded true signal for channel A.			
CHA	DIO		Channel A (complement). This is the Manchester-encoded complement signal for channel A.			
CHB	DIO		Channel B (true). This is the Manchester-encoded true signal for channel B.			
CHB	DIO		Channel B (complement). This is the Manchester-encoded complement signal for channel B.			
			Control signals			
cs	TI	AL	Chip Select. This pin selects the device's internal memory and registers.			
DS	TI	AL	Data Strobe. During a write cycle, assert $\overline{\text{DS}}$ to indicate that data is valid on the data bus. During a read cycle, assert $\overline{\text{DS}}$ to signal the device to drive the data bus.			
RD	TI	AL	Read Strobe. During a read cycle, assert RD to signal the device to drive the data bus			
R/WR or WR	TI		Read/Write or Write Strobe. During a write cycle, assert \overline{WR} to signal the device that data is valid on the data bus. R/ \overline{WR} indicates the direction of data flow with respect to the device . R/ \overline{WR} high indicates the device will drive the data bus. R/ \overline{WR} low indicates an outside source will drive the data bus.			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 39

查遍。596	2-98587/01	QXiA"供	应商 Description		
Control signals – Continued					
MSEL2	TUI		Mode Select 2. A logical zero selects control signals \overline{RD} , \overline{WR} , \overline{CS} , \overline{DS} , and \overline{RDY} . A logical one selects control signals R/\overline{WR} , \overline{CS} , \overline{DS} , and \overline{RDY} . Latched on the rising edge of \overline{MRST} .		
MSEL3	TUI		Mode Select 3. A logical zero enables the device's multiplexed address and data bus interface. A logical one enables the non-multiplexed interface. Latched on the rising edge of MRST.		
MSEL4	TUI		Mode Select 4. A logical zero enables a pulsed interrupt output. A logical one enables a level interrupt output. Latched on the rising edge of $\overline{\text{MRST}}$.		
MSEL5	TUI		Mode Select 5. A logical zero enables the device's 16-bit interface. A logical one enables the 8-bit interface. Latched on the rising edge of MRST.		
EC0	TUI		Latched on the rising edge of MRST this input sizes the auto-initialization cycle.		
EC1	TUI		Latched on the rising edge of MRST this input sizes the auto-initialization cycle.		
EC2	TUI		Latched on the rising edge of MRST this input sizes the auto-initialization cycle.		
24 MHz	CI		24 MHz Clock. The 24 MHz input clock requires a 50% \pm 5% duty cycle with an accuracy of \pm 0.01%.		
MRST	TUI	AL	Master Reset. This input pin resets the internal encoders, decoders, all registers, and associated logic.		
ALE	TI	AH	Address Latch Enable. The falling edge of this strobe latches address information into the device when operating with a multiplexed address and data bus.		
TCLK	TI		Timer Clock. The internal timer is a 16-bit counter with a 64 μ s resolution when using the 24 MHz input clock. For different applications requiring a different resolution, the user may input a clock from 0 to 60 MHz to establish the timer resolution. (Duty cycle equals 50% \pm 10%).		
A/B STD	TUI		A/ \overline{B} . Military Standard A or B. This pin defines whether the device operates per MIL-STD-1553A or MIL-STD-1553B. Input is latched on the rising edge of $\overline{\text{MRST}}$.		
LOCK	TUI	AL	Lock. A logical zero applied to this pin prevents software changing the RT address, A/\overline{B} STD, or mode of operation. Input is latched on the rising edge of \overline{MRST} .		
AUTOEN	TUI	AL	Auto Enable. When active this pin enables the device's auto-initialization function. Input is latched on the rising edge of $\overline{\text{MRST}}$.		
YF_ACK	TUI	AL	You Failed Interrupt Acknowledge. Assertion of this input resets interrupt output $\overline{YF_{INT}}$ when operating in the level mode.		
See footno	tes at end o	of table.			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98587
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 40

TABLE III. Pin descriptions - Continued.						
查编。5962-3658701 QXiA。" 供应商 Description						
I	Control signals – Continued					
MSG_ACK TUI AL Message Interrupt Acknowledge. Assertion of this input resets interrupt output						
_			MSG_INT when operating in the level mode.			
SSYSF	TUI	AL	Subsystem Fail. Upon asse Word.	ertion, this signal	propagates directly to the	e RT's 1553 Status
			Status s	-		
YF_INT	TTO <u>3</u> /	AL	You Failed Interrupt. This pin asserts upon the occurrence of interrupt events which are not masked. Either a level output or pulse output.			
MSG_INT	TTO <u>3</u> /	AL	Message Interrupt. This pin asserts upon the occurrence of interrupt events which are not masked. Either a level output or pulse output.			
READY	ТО	AL	READY . Assertion of this BIT, and regular operation r		he device has completed	l initialization or
ECS	ТО	AL	Chip Select. Auto-initializat	ion device select		
RDY	TTO	AL	· ·			
TERACT	ТО	AL	TERACT. This output indicates that the terminal is actively processing a 1553 command.			
BIST	ТО	AL	Built-In Test. Assertion of this output indicates the device is performing an internal memory test.			
Power/Ground						
V _{DD}			+5 Volt Logic Power (±10%)			
V _{cc}			 +5 Volt Transceiver Power (+10%, -5%). Recommended de-coupling capacitors: 4.7 μF and 0.1 μF. +5 Volt Transceiver Power (±10%). Recommended de-coupling capacitors: 4.7 μF and 0.1 μF. 			
V _{EE}					με από 0.1 με.	
V _{EE} V _{SS}			Digital Ground.	-12 or -15 Volt Transceiver Power (±5%).		
GND			Transceiver Ground.			
 1/ TO = TTL output TTB = Three-state TTL bidirectional CI = CMOS input TUI = TTL input (internally pulled high) TI = TTL input TTO = Three-state TTL output DIO = Differential input/output All pins designed for TTL are actually CMOS transistors, but designed for TTL compatibility. 2/ AH = Active high AL = Active low 3/ High impedance and active low. 						
				SIZE A		5962-98587
DEF	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 A REVISION LEVEL 41					
SCC FORM 223	34				•	

STANDARD MICROCIRCUIT DRAWING BULLETIN

查询"5962-9858701QXA"供应商

DATE: 99-05-26

Approved sources of supply for SMD 5962-98587 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard Microcircuit drawing PIN <u>1</u> /	Vendor CAGE Number	Vendor Similar PIN <u>2</u> /
5962-9858701QXA	65342	UT69151RTEGCA
5962-9858701QXC	65342	UT69151RTEGCC
5962-9858701QYC	65342	UT69151RTEWCC
5962-9858701QZC	65342	UT69151RTEFCC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

65342

UTMC Microelectronics System Inc. 4350 Centennial Boulevard Colorado Springs, Colorado 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.