								R	EVISIC	NS										
LTR	000	00040	0040	V A 11/4	+ 亡 🖈	DES	CRIPTI	ON						DATE	YR-MC)-DA)		APPR	OVED	
LTR <mark>查询"(</mark>	962-	98612	201Q	XA")	\\<u>\\</u> 	i] -														
	•												·				-			
REV																				
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48						
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATUS				REV																
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
					PARED	. RV						<u> </u>			<u> </u>	l				
PMIC N/A						Nguyen					DE	EFEN:	SE SI	JPPL	Y CEI	NTER	COL	имві	JS	
STAN	ADVI	3D		CHE	CKED I	3Y											43216			
MICRO				Tha	anh V. I	Nguyen														
	WIN			APPF	ROVED	BY														
				Мо	nica L.	Poelkir	g			MIC	ROCI	IRCUI	T, DI	GITAL	_, CM	OS, E	IGITA	AL SIG	NAL	
THIS DRAWIN			BLE	DRA	WING A	APPRO	VAL DA	ATE		PRO	OCES	SOR	CONT	ROL	LER,	MON	OLITH	HIC SI	LICO	N
DEPAR AND AGEN	RTMEN	TS	_			99-0	4-30				<u> </u>									
DEPARTMEN				REVI	SION L	EVEL				SIZE			CODE			59	62-9	9861	2	
											<u> </u>	6	7268				· ·			
AMS	SC N/A									SHE	=т	1	OF	:	48					
										OI ILI	- '	'			70					

5962-E268-99

DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE						
M) and space app	lication (device ci	ASS (7). A choi	ce of case outline	ss levels consisting o es and lead finishes a iation Hardness Assu	are available and are	reflected in the
1.2 <u>PIN</u> . The P	IN is as shown in	the following e	example:			
5962	-	98612	<u>01</u>	<u>Q</u>	<u>X</u>	<u>_X</u>
Federal stock class designator	RHA designator (see 1.2.1) V Orawing number		Device type (see 1.2.2)	Device class designator (see 1.2.3)	Case outline (see 1.2.4)	Lead finish (see 1.2.5)
are marked with th	ne appropriate RH	A designator.	Device class M F	vices meet the MIL-F RHA marked devices signator. A dash (-) i	meet the MIL-PRF-	38535, appendix A
1.2.2 Device type	<u>oe(s)</u> . The device	type(s) identif	y the circuit funct	tion as follows:		
Device ty	<u>уре</u>	<u>Gener</u>	ic number		Circuit function	
01		32	0F240	Digita	al signal processor o	ontroller
1.2.3 Device cla	ass designator T	he device clas	s designator is a	single letter identifyi	ng the product assur	ance level as

follows:

Device class Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	<u>Package style</u>
X	See figure 1	132	Ceramic quad flatpack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-98612
	REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/	
查询如果它们每个的是一个的是一个的是一个的。 Output voltage range (V _N) Output voltage range (V _{OUT}) Storage temperature range (T _{STG}) Analog supply reference source (V _{REFHI} , V _{REFLO}) Analog input voltage range (V _{AI}) Resolution Monotonic Output conversion mode Thermal resistance, junction-to-ambient (JA) Thermal resistance, junction-to-case (JC)	-65 C to +150 C -0.3 V dc to +7.0 V dc -0.3 V dc to +7.0 V dc 10-bit (1024 values) Assured 000h to 3FFh (000h for V _I V _{SSA} ; 3FFh for V _I V _{CCA}) 55.71 C/W
1.4 Recommended operating conditions.	
Digital supply voltage range (DV _{DD}) Supply voltage return High level input voltage range (V _{IH}):	
XTAL1/CLKIN	+3.0 V to V _{DD} + 0.3 V
PORESET, NMI, RS, and TRST	+2.2 V to V _{DD} + 0.3 V
All other inputs	+2.0 V to V_{DD} + 0.3 V
Low level input voltage range (V _{IL}): XTAL1/CLKIN All other inputs High level output current (I _{OH}):	
RSIOPA[0:3], SCIRXD/IO, SCITXD/IO, XINT2/IO, XINT3/IO, ADCSOC/IOPC0, TMRDIR/IOPB6, TMRCLK/IOPB7,	-19 mA <u>3</u> /
EMU0, EMU1/OFF	-16 mA <u>3</u> /
All other outputsLow level output current (I _{OL}):	-23 mA <u>3</u> /
RS	8 mA <u>3</u> /
IOPA[0:3], SCIRXD/IO, SCITXD/IO, XINT2/IO, XINT3/IO, ADCSOC/IOPC0, TMRDIR/IOPB6, TMRCLK/IOPB7,	
EMU0, EMU1/OFF	
All other outputs	
Case operating temperature range (T _C)Flash programming operating temperature range (T _{FP})	
Flash programming operating temperature range (1 FP)	-40 C to +65 C
Recommended operating conditions for 10-bit dual analog-to-digital conv Analog supply voltage range (V_{CCA})	4.5 V to +5.5 V 0 V VREFLO to VCCA 4/ VSSA to VREFHI 4/

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. V_{DD} refers to supply voltage types CV_{DD} (digital core supply voltage), DV_{DD} (digital I/O supply voltage), and V_{DDP}

 $[\]underline{4}$ / V_{REFHI} and V_{REFLO} must be stable, within 1/2 LSB of the required resolution, during the entire conversion time.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

⁽programming voltage supply). All voltages are measured with respect to Vss.

Typical readings derived from Spice simulations. Not production tested.

1.5 Digital logic testing for device classes Q and V.

த்தெய்களும் அதையுகள் அதையிக்கிய மாகும் இது மாகும் மாகுரைய் மாகுள் மாகுள் மாகும் மாகும் மாகும் மாகுள் மாகுள் மாகுள் மாகுள் மாகும

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

- 2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.
- 1/ Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

3. REQUIREMENTS

- At tem requirements. The individual item requirements for device classes Q and V shall be in accordance with Mit-PRE-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 and figure 1 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 Boundary scan instruction codes. The boundary scan instruction codes shall be as specified on figure 4.
 - 3.2.5 Test circuit and timing waveforms. The test circuit and timing waveforms are as specified on figure 5.
 - 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
 - 3.11 <u>IEEE 1149.1 compliance</u>. Theses devices shall be compliant to IEEE 1149.1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

		TABLE I. <u>Elec</u>	ctrical performance chara	acteristics.				
	.0 <mark>1 S/X64</mark> 6		conditions	Device	Group A	Lim	nits	Unit
		-55 C +4.5 V	T_{C} +125 C V_{DD} +5.5 V nerwise specified	types	subgroups	Min	Max	
High-level output voltage	V _{OH}	I _{OH} = MAX		All	1, 2, 3	2.4		V
Low-level output voltage	V _{OL}	I _{OL} = MAX		All	1, 2, 3		0.6	V
Input current	l ₁	$V_I = V_{SS}$ or V_{DD}	TRST with internal pulldown	All	1, 2, 3	-10	500	А
			EMU0, EMU1/OFF , TMS, TCK, and TDI, with internal pullup			-500	10	
			All other input pins	1'	<u></u> !	-10	10	1 _
Output current, high impedance state (off-state)	loz	$V_O = V_{DD}$ or 0.0 V		All	1, 2, 3	-5	5	А
Supply current, operating mode	I _{DD1}	$t_{c(CO)} = 50 \text{ ns}$		All	1, 2, 3		100 <u>1</u> /	mA
Supply current, idle 1 low-power mode	I _{DD2}	$t_{c(CO)} = 50 \text{ ns}$		All	1, 2, 3		50 <u>1</u> /	mA
Supply current, idle 2 low-power mode	I _{DD3}	$t_{\text{c(CO)}} = 50 \text{ ns}$		All	1, 2, 3		7 <u>1</u> /	mA
Supply current, PLL power-down mode	I _{DD4}	$t_{c(CO)} = 50 \text{ ns}$		All	1, 2, 3		5 <u>1</u> /	mA
Supply current, OSC power-down mode	I _{DD5}	$t_{c(CO)} = 50 \text{ ns}$		All	1, 2, 3		400 <u>1</u> /	А
Flash programming supply current	I _{DDP}	$t_{c(CO)} = 50 \text{ ns}$		All	1, 2, 3		10 <u>1</u> /	mA
Input capacitance	Cı	See 4.4.1c		All	4		15	pF
Output capacitance	Co	See 4.4.1c		All	4		15	pF
Functional testing	Τ	See 4.4.1b		All	7, 8	Γ	Γ	Γ

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

	TAB	LE I. <u>Electrica</u>	l performa	nce characte	<u>ristics</u> - C	Continued.			
查询"5962-986120	QXXxtb供应	商 Tes	t condition	าร	Device	Group A	L	imits	Unit
		-55 C +4.5 V	T _C +1 V _{DD} + herwise s _l	5.5 V	types	subgroups	Min	Max	-
Clock options – Input cloc	k frequency w	vith the PLL circ	cuit disabl	ed					
Input clock frequency, divide-by-2 mode	f _{x1}				All	9, 10, 11	0 <u>2</u> /	40	MHz
Input clock frequency, divide-by-1 mode	f _{x2}				All	9, 10, 11	0 <u>2</u> /	20	
Clock options – Switching	characteristic	cs, H = 0.5 t _{c(CC}) <u>3</u> /						
Cycle time, CPUCLK	t _{c(CPU)}	See figure 5	CLKIN di	ivide by 2	All	9, 10, 11	2t _{c(CI)} <u>1</u> /	<u>2</u> /	ns
			CLKIN di	ivide by 1			t _{c(CI)} <u>1</u> /		
Cycle time, SYSCLK	t _{c(SYS)}	See figure 5	CPUCLK	divide by 2	All	9, 10, 11	2t _{c(CPU)} <u>1</u> /	<u>2</u> /	ns
			CPUCLK	divide by 4			4t _{c(CPU)} <u>1</u> /		
Cycle time, CLKOUT	t _{c(CO)}	See figure 5	CLKIN di	ivide by 2	All	9, 10, 11	2t _{c(CI)} <u>1</u> /	<u>2</u> /	ns
			CLKIN di	ivide by 1			t _{c(CI)} <u>1</u> /	<u>2</u> /	
Delay time, XTAL1/CLKIN high to CLKOUT high/low	t _{d(CIH-CO)}	See figure 5			All	9, 10, 11	3	22	ns
Fall time, CLKOUT	t _{f(CO)}				All	9, 10, 11		5 <u>1</u> /	ns
Rise time, CLKOUT	t _{r(CO)}	1			All	9, 10, 11		5 <u>1</u> /	ns
Pulse duration, CLKOUT low	t _{w(COL)}]			All	9, 10, 11	H-10	H-1	ns
Pulse duration, CLKOUT high	t _{w(COH)}				All	9, 10, 11	H+0	H+8	ns
Clock options – Timing re	quirements	•				•		•	
Cycle time, XTAL1/CLKIN	t _{c(CI)}	See figure 5	Divide by		All	9, 10, 11	25	<u>2</u> /	ns
Fall time, XTAL1/CLKIN	t	See figure 5	Divide by	/ 1	All	9, 10, 11	50	<u>2</u> /	ns
Rise time, XTAL1/CLKIN	t _{f(CI)}	See ligure 3			All	9, 10, 11		5	ns
Pulse duration, XTAL1/CLKIN low as a percentage of t _{c(CI)}	tw(CIL)				All	9, 10, 11	45	55	%
Pulse duration, XTAL1/CLKIN high as a percentage of t _{c(CI)}	t _{w(CIH)}				All	9, 10, 11	45	55	%
See footnotes at end of t	able.					•		•	•
	TANDARD	AWING		SIZE A				5962-98	612
DEFENSE SUP		COLUMBUS			RE	EVISION LEVE	L	SHEET 7	

	TABLI	E I. <u>Electrical pe</u>	erforma	nce characteristic	<u>cs</u> - Contin	ued.			
查询"5962-9861201	♠X≱ÿ憐痖 ï	Te:	st cond	itions	Device	Group A	Limi	its	Unit
			/ V _{DD}	+125 C +5.5 V e specified	types	subgroups	Min	Max	
Clock options - Input chara	acteristics with	the PLL circuit	enable	d					
Input clock frequency	f _x	External refere	ence cr	ystal = 4 MHz	All	9, 10, 11		4 <u>1</u> /	MHz
		External refere	ence cr	ystal = 6 MHz				6 <u>1</u> /	
		External refere	ence cr	ystal = 8 MHz				8 <u>1</u> /	
Load capacitance	C1, C2				All	4		10 <u>1</u> /	рF
Clock options – Switching	characteristics	, H = 0.5 t _{c(CO)}							
Cycle time, CPUCLK	t _{c(CPU)}	See figure 5		e PLL lock, IN divide by 2	All	9, 10, 11	2t _{c(CI)} <u>1</u> /	<u>2</u> /	ns
				e PLL lock, IN divide by 1			t _{e(CI)} <u>1</u> /		
	<u> </u>		After	PLL lock	<u> </u>		50 <u>1</u> /		
Cycle time, SYSCLK	t _{c(SYS)}	See figure 5	CPU	CLK divide by 2	All	9, 10, 11	2t _{c(CPU)} <u>1</u> /	<u>2</u> /	ns
			CPU0 <u>4</u> /	CLK divide by 4			4t _{c(CPU)} <u>1</u> /		
Cycle time, CLKOUT	t _{c(CO)}	See figure 5			All	9, 10, 11	50	<u>2</u> /	ns
Fall time, CLKOUT	t _{f(CO)}				All	9, 10, 11		5 <u>1</u> /	ns
Rise time, CLKOUT	t _{r(CO)}				All	9, 10, 11		5 <u>1</u> /	ns
Pulse duration, CLKOUT low	t _{w(COL)}]			All	9, 10, 11	H-10	H-1	ns
Pulse duration, CLKOUT high	t _{w(COH)}]			All	9, 10, 11	H+0	H+8	ns
Transition time, PLL synchronized after	t _p	See figure 5		e PLL lock, IN divide by 2	All	9, 10, 11		2000 t _{c(CI)}	ns
PLL enabled				e PLL lock, IN divide by 1				1000 t _{c(CI)}	
Clock options – Timing req	uirements <u>3</u> /								
Cycle time, XTAL1/CLKIN	t _{c(CI)}	See figure 5		nal reference tal = 4 MHz	All	9, 10, 11	250	<u>2</u> /	ns
				nal reference tal = 6 MHz			167		
				nal reference tal = 8 MHz			125		
Fall time, XTAL1/CLKIN	t _{f(CI)}	See figure 5			All	9, 10, 11		5	ns
Rise time, XTAL1/CLKIN	t _{r(CI)}				All	9, 10, 11		5	ns
See footnotes at end of ta	able.								
	STANDARD MICROCIPCUIT DRAWING			SIZE A			59	962-98	612
DEFENSE SUPP	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION	ON LEVEL	SHE	ET 8	

	TABL	E I. <u>Electrical</u>	<u>performa</u>	nce character	<u>ristics</u> - Co	ntinued.			
查询"5962-986120	QXXM协应	吉 Tes	st condition	ns	Device	Group A		Limits	Unit
		-55 C	T _C + V _{DD} herwise s	+5.5 V	types	subgroups	Min	Max	
Clock options – Timing re	quirements – C	Continued <u>3</u> /							
Pulse duration, XTAL1/CLKIN low as a percentage of t _{c(CI)}	t _{w(CIL)}	See figure 5			All	9, 10, 11	40	60	%
Pulse duration, XTAL1/CLKIN high as a percentage of t _{c(CI)}	t _{w(CIH)}				All	9, 10, 11	40	60	%
Low-power mode timings	 Switching ch 	aracteristics, H	$I = 0.5 t_{c(0)}$	CO)					
Delay time, CLKOUT switching to program	t _{d(WAKE-A)}	See figure 5	Idle 1 ar	nd idle 2	All	9, 10, 11		15xt _{c(CO)} <u>1</u> /	ns
execution resume 3/			PLL or 0 down	OSC power				15xt _{c(CI)} <u>1</u> /	
Delay time, idle instruction executed to CLKOUT high <u>3</u> /	t _d (IDLE-COH)	See figure 5		PLL power OSC power	All	9, 10, 11		500 <u>1</u> /	ns
Delay time, CLKOUT switching to PLL synchronized <u>3</u> /	t _{d(WAKE-LOCK)}	See figure 5	PLL or 0 down	OSC power	All	9, 10, 11		100 <u>1</u> /	S
Delay time, wakeup interrupt asserted to oscillator running	t _{d(WAKE-OSC)}	See figure 5	OSC po	wer down	All	9, 10, 11		10 <u>1</u> /	ms
Delay time, idle instruction executed to oscillator power off	t _{d(IDLE-OSC)}	See figure 5	OSC po	wer down	All	9, 10, 11		60 <u>1</u> /	S
Memory and parallel I/O ir	nterface read ti	mings – Switch	ning chara	acteristics for	a memory	read, H = 0.5	t _{c(CO)}	<u>5</u> /	
Delay time, CLKOUT/IOPC1 low to address valid	t _{d(CO-A)RD}	See figure 5			All	9, 10, 11		17	ns
Delay time, CLKOUT/IOPC1 low to STRB low	t _d (CO-SL)RD				All	9, 10, 11		10	ns
Delay time, CLKOUT/IOPC1 low to STRB high	t _d (CO-SH)RD				All	9, 10, 11		6	ns
Delay time, CLKOUT/ IOPC1 low to PS, DS, IS, and BR low	td(CO-ACTL)RD				All	9, 10, 11		10	ns
Delay time, CLKOUT/ IOPC1 low to PS, DS, IS, and BR high	t _d (CO-ACTH)RD				All	9, 10, 11		10	ns
See footnotes at end of t	able.							•	
	TANDARD	WING		SIZE A				5962-98	612
DEFENSE SUP		COLUMBUS			REV	ISION LEVEL		SHEET 9	

		Toot	conditions	Device	Group A	Lie	nits	Unit
<u></u> 间 386至-3001201	AVEA LIBERATE	-55 C +4.5 V	T _C +125 C V _{DD} +5.5 V nerwise specified	types	subgroups	Min	Max	Unit
Memory and parallel I/O in	terface read tin	nings – Timing re	equirements for a r	memory read,	$H = 0.5 t_{c(CO)}$	<u>5</u> /		
Access time, from address valid to read	t _{a(A)}	See figure 5	0 wait state	All	9, 10, 11		2H-32	ns
data			1 wait state				4H-32	
Setup time, data read before CLKOUT/IOPC1 low	t _{su(D-COL)RD}	See figure 5		All	9, 10, 11	13		ns
Hold time, data read after CLKOUT/IOPC1 low	t _{h(COL-D)RD}			All	9, 10, 11	2		ns
Memory and parallel I/O in	terface write tir	nings – Switchin	g characteristic for	a memory wr	ite, H = 0.5 t _{c(}	co) <u>5</u> /	•	•
Delay time, CLKOUT/IOPC1 high to address valid	t _{d(CO-A)} W	See figure 5		All	9, 10, 11		17	ns
Delay time, CLKOUT/IOPC1 low to data bus driven	t _{d(CO-D)}			All	9, 10, 11		15	ns
Delay time, address valid after WE high	t _{d(D-WH)}			All	9, 10, 11	H-8		ns
Pulse duration, WE high	t _{w(WH)}			All	9, 10, 11	2H-11		ns
Pulse duration, WE low	t _{w(WL)}			All	9, 10, 11	2H-11		ns
Delay time, CLKOUT/IOPC1 low to WE low	t _d (co-w _L)			All	9, 10, 11		9	ns
Delay time, CLKOUT/IOPC1 low to WE high	t _{d(CO-WH)}			All	9, 10, 11		9	ns
Delay time, wr <u>ite</u> data valid before WE high	t _{d(WH-D)}			All	9, 10, 11	2H-8		ns
Delay time, WE high to data bus high-Z	t _{d(D-WHZ)}			All	9, 10, 11	0	5	ns
Delay time, CLKOUT/IOPC1 low to STRB low	t _d (co-sl)w			All	9, 10, 11		10	ns
See footnotes at end of ta	able.							
	ANDARD	MINIC	SIZE A				5962-98	612
MICROCIF DEFENSE SUPP COLUMBUS		REVISI	REVISION LEVEL			SHEET 10		

	TABLE	I. Electrical performa	nce characteristic	<u>s</u> - Contir	ued.				
查询"5962-9861201	QXAV供应商		•	Device	Group A	Lir	nits	Unit	
		-55 C T _C +4.5 V V _{DD} unless otherwis		types	subgroups	Min	Max		
Memory and parallel I/O ir	nterface write tir	nings – Switching cha	racteristic for a m	emory wr	te, H = $0.5 t_{c}$	_{CO)} – C or	itinued <u>5</u>	<u>5</u> /	
Delay time, CLKOUT/IOPC1 low to STRB high	t _{d(CO-SH)} w	See figure 5		All	9, 10, 11		6	ns	
Delay time, CLKOUT/ IOPC1 high to PS, DS, IS, and BR low	t _d (CO-ACTL)W			All	9, 10, 11		10	ns	
Delay time, CLKOUT/ IOPC1 high to PS, DS, IS, and BR high	t _d (CO-ACTH)W			All	9, 10, 11		10	ns	
Delay time, CLKOUT/IOPC1 high to R/ W low	t _d (CO-RWL)			All	9, 10, 11		10	ns	
Delay time, CLKOUT/IOPC1 high to R/ W high	t _d (CO-RWH)			All	9, 10, 11		10	ns	
READY timings – Timing r	requirements	<u>6</u> /							
Setup time, READY low before CLKOUT/IOPC1 high	t _{su(R-CO)}	See figure 5		All	9, 10, 11	14		ns	
Hold time, READY low after CLKOUT/IOPC1 high	t _{h(CO-R)}			All	9, 10, 11	0		ns	
Valid time, READY after address valid on read	t _{v(R)ARD}			All	9, 10, 11		3H-31	ns	
Valid time, READY after address valid on write	t _{v(R)AW}			All	9, 10, 11		4H-31	ns	
RS and PORESET timin	ngs – Switching	characteristics for a re	eset, H = 0.5 t _{c(CO)})					
Pulse duration, RS	t _{w(RSL1)}	See figure 5		All	9, 10, 11	8t _{c(SYS)}		ns	
Delay time, RS low to program address at reset vector	t _{d(RS)}			All	9, 10, 11	4H		ns	
Delay time, RS high to reset vector executed	t _{d(EX)}			All	9, 10, 11	32H		ns	
See footnotes at end of ta	able.								
	TANDARD	MINIC	SIZE A				5962-98	612	
DEFENSE SUPF	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL			SHEET 11		

	TABLE	I. <u>Electrical performa</u>	nce characteri	<u>stics</u> - Cor	ntinued.					
	QXAV供应商	Test condit	ions	Device	Group A		Limit	s	Unit	
		-55 C T _C +4.5 V V _{DD} unless otherwise		types	subgroups	Mir	1	Max		
RS and PORESET timing	gs – Timing red	quirements for a reset,	$H = 0.5 t_{c(CO)}$							
Pulse duration, RS or PORESET low 8/	t _{w(RSL)}	See figure 5		All	9, 10, 11	5			ns	
XF, $\overline{\text{BIO}}$, and $\overline{\text{MP/MC}}$ tim	ings – Switchin	g characteristic, H = 0	.5 t _{c(CO)}							
Delay time, CLKOUT high to XF high/low	t _{d(XF)}	See figure 5		All	9, 10, 11			11	ns	
XF , \overline{BIO} , and MP/\overline{MC} tim	ings – Timing r	equirements, H = 0.5	tc(CO)							
Pulse duration, BIO low	t _{w(BIOL)}	See figure 5		All	9, 10, 11	2H+	16		ns	
Pulse duration, MP/MC valid <u>9</u> /	t _{w(MPMCV)}			All	9, 10, 11	2H+2	24		ns	
PWM/CMP timings – Switc	ching character	istic for PWM timing, I	H = 0.5 t _{c(CO)}							
Delay time, CLKOUT high to PWM output switching	t _{d(PWM)} CO	See figure 5		All	9, 10, 11			12	ns	
PWM/CMP timings – Timir	ng requirements	S								
Pulse duration, TMRDIR low/high	tw(TMRDIR)	See figure 5		All	9, 10, 11	4H+	12		ns	
Pulse duration, TMRCLK low as a percentage of TMRCLK cycle time	tw(TMRCLKL)			All	9, 10, 11	40		60	%	
Pulse duration, TMRCLK high as a percentage of TMRCLK cycle time	t _{w(TMRCLKH)}			All	9, 10, 11	40		60	%	
Cycle time, TMRCLK	t _{c(TMRCLK)}			All	9, 10, 11	4xt _{c(C}	PU)		ns	
Capture and QEP timings	– Timing requir	ements								
Pulse duration, CAP input low/high	t _{w(CAP)}	See figure 5		All	9, 10, 11	4H+	12		ns	
Interrupt timings – Switchir	ng characteristi	cs for interrupt, H = 0.	5 t _{c(CO)}	_						
Delay time, PDPINT low to PWM to high-impedance state	t _{d(PWM)PDP}	See figure 5		All	9, 10, 11	0		15	ns	
See footnotes at end of ta	ble.	•								
	STANDARD MICROCIRCUIT DRAWING		SIZE A				5	962-98	612	
DEFENSE SUPP	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION LEVEL SHEET				12	

	TABLE	I. <u>Electrical pe</u>	<u>erforma</u>	nce characteris	<u>tics</u> - Con	tinued.			
查询"5962-9861201	QX對機应商		st condi		Device	Group A	Li	mits	Unit
			/ V _{DD}	+125 C +5.5 V e specified	types	subgroups	Min	Max	
Interrupt timings – Timing	requirements								
Pulse duration, INT input low/high	t _{w(INT)}	See figure 5			All	9, 10, 11	t _{c(SYS)} +12		ns
Pulse duration, PDPINT input low	t _{w(PDP)}				All	9, 10, 11	2H+18		ns
Delay time, INT low/high to interrupt-vector fetch	t _{d(INT)}				All	9, 10, 11	2t _{c(SYS)} + 4t _{c(CPU)}		ns
General-purpose input/out	put timings – Sv	witching charac	teristics	s for a GPI/O, H	= 0.5 t _{c(C}	O)			
Delay time, CLKOUT low to GPO low/high	t _{d(GPO)} CO	See figure 5	IOPB	/IO, XINT3/IO, 6, IOPB7, OPC0	All	9, 10, 11		33	ns
			All othe	er GPOs	1			25	
General-purpose input/out	put timings - Tir	ning requireme	nts		·			<u> </u>	
Pulse duration, GPI high/low	t _{w(GPI)}	See figure 5			All	9, 10, 11	t _{c(SYS)} +12		ns
Serial communications inte	erface (SCI) I/O	timings – Timir	ng char	acteristics for S	CI <u>10</u> /				
Cycle time, SCICLK	t _{c(SCC)}	See figure 5		1) is even BRR = 0	All	9, 10, 11	16t _c	65536t _c	ns
				1) is odd BRR 0			24t _c	65535t _c	
Valid time, SCITXD data	$t_{v(TXD)}$	See figure 5	and E	1) is even BRR = 0	All	9, 10, 11	t _{c(SCC)} -70	ļ	ns
			and E	1) is odd BRR 0			t _{c(SCC)} -70	t _{c(SCC)} +70	
Valid time, SCIRXD data	t _{v(RXD)}	See figure 5	and E	1) is even BRR = 0	All	9, 10, 11	16t _c	<u> </u>	ns
				1) is odd BRR 0			24t _c		
See footnotes at end of to	able.								
	TANDARD	WING		SIZE A				5962-986	12
DEFENSE SUPF	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVI	SION LEVE	LS	HEET 13	

	_	ABLE I. <u>Electri</u>	cai periorma	nce charac	<u> </u>	- Continued.			
查询#5962-986	1201級※※『供		st conditions		Device	Group A subgroups	Li	mits	Unit
			T _C +125 V _{DD} +5. therwise spe	5 V	types	subgroups	Min	Max	
SPI master mode exte	ernal timing par	ameters (clock	phase = 0)	<u>11</u> /					
Cycle time, SPICLK	t _{c(SPC)} M	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	4t _c <u>10</u> /	128t _c <u>10</u> /	ns
			(SPIBRR+1 or SPIBRF				5t _c <u>10</u> /	127t _c <u>10</u> /	
Pulse duration, SPICLK high	t _{w(SPCH)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(clock polarity = 0)			(SPIBRR+1 or SPIBRF				$0.5t_{c(SPC)M} - 0.5t_{c} - 70$	0.5t _{c(SPC)M} -0.5t _c	
Pulse duration, SPICLK low	t _{w(SPCL)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(clock polarity = 1)			(SPIBRR+1 or SPIBRF				$0.5t_{c(SPC)M} - 0.5t_{c} - 70$	0.5t _{c(SPC)M} -0.5t _c	
Pulse duration, SPICLK low	t _{w(SPCL)M} 12/	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(clock polarity = 0)			(SPIBRR+1 or SPIBRF				$0.5t_{c(SPC)M} + 0.5t_{c}-70$	0.5t _{c(SPC)M} +0.5t _c	
Pulse duration, SPICLK high	t _{w(SPCH)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} +0.5t _c -70	0.5t _{c(SPC)M} +0.5t _c	
Delay time, SPICLK high	t _d (SPCH-SIMO)M 12/	See figure 5	(SPIBRR+1 or SPIBRF	,	All	9, 10, 11	-10	10	ns
(clock polarity = 0) to SPISIMO valid			(SPIBRR+1 or SPIBRF				-10	10	
Delay time, SPICLK low	t _{d(SPCL-SIMO)M} <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	-10	10	ns
(clock polarity = 1) to SPISIMO valid			(SPIBRR+1 or SPIBRF				-10	10	
Hold time, SPISIMO data valid after	t _{h(SPCL-SIMO)М}	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70		ns
SPICLK low (clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} +0.5t _c -70		
Hold time, SPISIMO data valid after	t _{h(SPCH-SIMO)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70		ns
SPICLK high (clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} +0.5t _c -70		
See footnotes at end	d of table.								
MICE	STANDARD MICROCIPCUIT DRAWING			SIZI A				5962-986	612
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000						REVISION L	EVEL	SHEET 14	

	TA	ABLE I. Electri	cal performa	nce charad	cteristics	- Continued.			
查询*6962-9861	201级冰岭"供	-55 C +4.5 V	st conditions T_{C} +125 V_{DD} +5.5 therwise specifications	5 V	Device types	Group A subgroups	Li Min	mits Max	Unit
SPI master mode exte	I rnal timing para		•		<u>l</u> :d <u>11</u> /				
Setup time, SPISOMI before SPICLK	t _{su(SOMI-SPCL)M}	See figure 5	(SPIBRR+1 or SPIBRF) is even	All	9, 10, 11	0		ns
low (clock polarity = 0)			(SPIBRR+1 or SPIBRF				0		
Setup time, SPISOMI before SPICLK	t _{su(SOMI-SPCH)} M <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF	,	All	9, 10, 11	0		ns
high (clock polarity = 1)			(SPIBRR+1 or SPIBRF				0		
Hold time, SPISOMI data valid after SPICLK low	t _{h(SPCL-SOMI)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF	,	All	9, 10, 11	0.25t _{c(SPC)M} -70		ns
(clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -0.5t _c -70		
Hold time, SPISOMI data valid after SPICLK high	t _{h(SPCH-SOMI)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.25t _{c(SPC)} м -70		ns
(clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -0.5t _c -70		
SPI master mode exte	rnal timing para	ameters (clock	phase = 1)	<u>13</u> /					
Cycle time, SPICLK	t _{c(SPC)M}	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	4t _c <u>10</u> /	128t _c <u>10</u> /	ns
			(SPIBRR+1 or SPIBRF				5t _c <u>10</u> /	127t _c <u>10</u> /	
Pulse duration, SPICLK high	t _{w(SPCH)M} 12/	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -0.5t _c -70	0.5t _{c(SPC)M} -0.5t _c	
Pulse duration, SPICLK low	t _{w(SPCL)M} 12/	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(clock polarity = 1)			(SPIBRR+1 or SPIBRF	,			0.5t _{c(SPC)M} -0.5t _c -70	0.5t _{c(SPC)M} -0.5t _c	
Pulse duration, SPICLK low (clock polarity = 0)	t _{w(SPCL)M}	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns
(Clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} +0.5t _c -70	0.5t _{c(SPC)M} +0.5t _c	
See footnotes at end	of table.								
STANDARD MICROCIPOUT DRAWING			SIZI A	E			5962-986	612	
DEFENSE S	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION L	EVEL	SHEET 15	

		ABLE I. <u>Electri</u>	cai periorma	nce cnarac	ceristics	- Continued.				
查询ᡟ€962-9861	201级冰岭"供		st conditions		Device	Group A	Limits		Unit	
		-55 C +4.5 V unless ot	T _C +125 V _{DD} +5.5 herwise spe	5 V	types	subgroups	Min	Max		
SPI master mode exte	rnal timing par	ameters (clock	phase = 1) -	- Continue	d <u>13</u> /					
Pulse duration, SPICLK high (clock polarity = 1)	t _{w(SPCH)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70	0.5t _{c(SPC)M}	ns	
(clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} +0.5t _c -70	0.5t _{c(SPC)M} +0.5t _c		
Setup time, SPISIMO data valid before	$t_{su(SIMO-SPCH)M}$	See figure 5	(SPIBRR+1 or SPIBRF	,	All	9, 10, 11	0.5t _{c(SPC)M} -70		ns	
SPICLK high (clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -70			
Setup time, SPISIMO data valid before	t _{su(SIMO-SPCL)} M <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70		ns	
SPICLK low (clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -70			
Hold time, SPISIMO data valid after	t _{n(SPCH-SIMO)} м <u>12</u> /	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70		ns	
SPICLK high (clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -70			
Hold time, SPISIMO data valid after	t _{h(SPCL-SIMO)} M 12/	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.5t _{c(SPC)M} -70		ns	
SPICLK low (clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -70			
Setup time, SPISOMI before SPICLK	t _{su(SOMI-SPCH)} M 12/	See figure 5	(SPIBRR+1 or SPIBRF) is even R = 0 or 2	All	9, 10, 11	0		ns	
high (clock polarity = 0)			(SPIBRR+1 or SPIBRF				0			
Setup time, SPISOMI before SPICLK	t _{su(SOMI-SPCL)} M 12/	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0		ns	
low (clock polarity = 1)			(SPIBRR+1 or SPIBRF				0			
Hold time, SPISOMI data valid after	t _{n(SPCH} -SOMI)М 12/	See figure 5	(SPIBRR+1 or SPIBRF		All	9, 10, 11	0.25t _{c(SPC)М} -70		ns	
SPICLK high (clock polarity = 0)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -70			
Hold time, SPISOMI data valid after	t _{h(SPCL-SOMI)М}	See figure 5	(SPIBRR+1 or SPIBRF	,	All	9, 10, 11	0.25t _{c(SPC)M} -70		ns	
SPICLK low (clock polarity = 1)			(SPIBRR+1 or SPIBRF				0.5t _{c(SPC)M} -70			
See footnotes at end	of table.									
MODA	STANDARD MICROCIPCUIT DRAWING			SIZI A				5962-986	612	
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			s		REVISION LEVEL			SHEET 16		

	TA	ABLE I. <u>Electrical performa</u>	nce characteristics	<u>-</u> - Continued.				
查询*6962-9861	2019》)於(洪	<u> </u>		Group A subgroups	Li Min	mits Max	Unit	
		unless otherwise spe						
	T	, ,	14/	_	T	_		
Cycle time, SPICLK	t _{c(SPC)} s	See figure 5	All	9, 10, 11	8t _c <u>10</u> /		ns	
Pulse duration, SPICLK high (clock polarity = 0)	t _{w(SPCH)} s 12/		All	9, 10, 11	0.5t _{c(SPC)} s -70	0.5t _{c(SPC)} s	ns	
Pulse duration, SPICLK low (clock polarity = 1)	t _{w(SPCL)S}		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)S}	ns	
Pulse duration, SPICLK low (clock polarity = 0)	t _{w(SPCL)} s 12/		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)} s	ns	
Pulse duration, SPICLK high (clock polarity = 1)	t _{w(SPCH)} s 12/		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)} s	ns	
Delay time, SPICLK high (clock polarity = 0) to SPISOMI valid	t _d (sPCH-sOMI)s <u>12</u> /		All	9, 10, 11	0.375t _{c(SPC)S} -70		ns	
Delay time, SPICLK low (clock polarity = 1) to SPISOMI valid	t _d (spcl-somi)s <u>12</u> /		All	9, 10, 11	0.375t _{c(SPC)S} -70		ns	
Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	t _v (spcl-somi)s 12/		All	9, 10, 11	0.75t _{c(SPC)S}		ns	
Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	t _{v(SPCH-SOMI)} s <u>12</u> /		All	9, 10, 11	0.75t _{c(SPC)S}		ns	
Setup time, SPISIMO before SPICLK low (clock polarity = 0)	t _{su(SIMO-SPCL)} S 12/		All	9, 10, 11	0		ns	
Setup time, SPISIMO before SPICLK high (clock polarity = 1)	t _{su(SIMO-SPCH)} s <u>12</u> /		All	9, 10, 11	0		ns	
See footnotes at end	of table.							
MICRO	STANDAR OCIRCUIT D		SIZE A			5962-986	612	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION L	.EVEL	SHEET 17		

	TA	ABLE I. <u>Electrical performa</u>	nce characteristic	<u>s</u> - Continued.			
	201级冰岭"供	並 商 Test conditions	Device		Liı	nits	Unit
		-55 C T _C +125 +4.5 V V _{DD} +5.4 unless otherwise spe	5 V	subgroups	Min	Max	
SPI slave mode extern	al timing requi	rements (clock phase = 0) -	- Continued <u>14</u> /				
Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	t _{v(SPCL} -SIMO)S <u>12</u> /	See figure 5	All	9, 10, 11	0.5t _{c(SPC)} s		ns
Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	t _{v(SPCH-SIMO)S} 12/		All	9, 10, 11	0.5t _{c(SPC)S}		ns
SPI slave mode extern	ıal timing requi	rements (clock phase = 1)	<u>15</u> /			_ I	
Cycle time, SPICLK	t _{c(SPC)S}	See figure 5	All	9, 10, 11	8t _c <u>10</u> /		ns
Pulse duration, SPICLK high (clock polarity = 0)	t _{w(SPCH)S} <u>12</u> /		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)S}	ns
Pulse duration, SPICLK low (clock polarity = 1)	t _{w(SPCL)S} 12/		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)S}	ns
Pulse duration, SPICLK low (clock polarity = 0)	tw(SPCL)S 12/		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)S}	ns
Pulse duration, SPICLK high (clock polarity = 1)	t _{w(SPCH)S} <u>12</u> /		All	9, 10, 11	0.5t _{c(SPC)S} -70	0.5t _{c(SPC)S}	ns
Setup time, SPISOMI before SPICLK high (clock polarity = 0)	t _{su(} somi-spch)s <u>12</u> /		All	9, 10, 11	0.125t _{c(SPC)S}		ns
Setup time, SPISOMI before SPICLK low (clock polarity = 1)	t _{su(SOMI-SPCL)S} 12/		All	9, 10, 11	0.125t _{c(SPC)S}		ns
Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	t _{v(SPCH-SOMI)S} <u>12</u> /		All	9, 10, 11	0.75t _{c(SPC)} s		ns
Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	t _v (spcl-soмі)s <u>12</u> /		All	9, 10, 11	0.75t _{c(SPC)} s		ns
See footnotes at end	of table.		•				,
MICDO	STANDAR		SIZE A			5962-986	612
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION L	EVEL	SHEET 18	

	TA	ABLE I. <u>Electrical pe</u>	erformar	nce chara	cteristics	- Continued.				
查询*6962-9861	2019@冰岭1供	-55 C T _C	+125 DD +5.5	5 V	Device types	Group A subgroups	Li Min	imits Max	Unit	
SPI slave mode extern	nal timing requi	rements (clock phas	se = 1) -	Continue	ed <u>15</u> /				<u> </u>	
Setup time, SPISIMO before SPICLK high (clock polarity = 0)	t _{su(SIMO-SPCH)} S <u>12</u> /	See figure 5			All	9, 10, 11	0		ns	
Setup time, SPISIMO before SPICLK low (clock polarity = 1)	t _{su(SIMO-SPCL)} S 12/				All	9, 10, 11	0		ns	
Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	t _v (sPCH-sIMO)s 12/				All	9, 10, 11	0.5t _{c(SPC)} s		ns	
Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	t _v (sPCL-sIMO)s 12/				All	9, 10, 11	0.5t _{c(SPC)} s		ns	
10-bit dual analog-to-c	ligital converte	(ADC) - Electrical	characte	eristics	<u>16</u> /	•		•		
Analog supply current	ICCA	V _{CCA} = 5.5 V	Convert		All	1, 2, 3		5 2	mA	
		V _{CCA} = V _{REFHI} = 5.5 V	PLL or (OSC				1		
Input charge current, V _{REFHI} or V _{REFLO}	I _{ref}	V _{CCA} = V _{CCD} = V _{REF} V _{REFLO} = 0 V	- _{HI} = 5.5	V	All	1, 2, 3		5	mA	
Analog input capacitance	C _{ai}	Typical capacitive load on analog input pin	Non-sa Samplii		All	4		6 8	pF	
Analog input source impedance	Z_{Al}	Analog input source for conversions to specifications			All	1, 2, 3		9	k	
Differential non- linearity error	E _{DNL}	Difference between step width and the			All	1, 2, 3	-1	1.5	LSB	
Integral non- linearity error	E _{INL}	Maximum deviatior straight line throu transfer character the quantization e	gh the A	DC	All	1, 2, 3		1.5	LSB	
Delay time, power- up to ADC valid	t _{d(PU)}	Time to stabilize ar after power-up	nalog sta	age	All	9, 10, 11		10	s	
See footnotes at end	of table.					· ·		•	•	
STANDARD		SIZ A				5962-98	612			
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			-			REVISION L	EVEL	SHEET 19		

	TAI	BLE I. <u>Electrical performa</u>	nce characteristics	- Continued.			
查询"5962-9861	201 ⑤)⁄ሐ ს供几	☑ 商 Test conditions	Device		Limits		Unit
		-55 C T _C +125 +4.5 V V _{DD} +5. unless otherwise spe	.5 V	subgroups	Min	Max	
10-bit dual analog-to-d	igital converter	(ADC) – Timing requireme	ents				•
Cycle time, ADC prescaled clock	t _{c(AD)}	See figure 5	All	9, 10, 11	1		s
Pulse duration, total sample/hold and conversion time <u>17</u> /	t _{w(SHC)}		All	9, 10, 11	6.1		s
Pulse duration, sample/hold time	t _{w(SH)}		All	9, 10, 11	t _{c(AD)}		s
Setup time, analog input stable before sample/hold start	t _{su(SH)}		All	9, 10, 11	0		ns
Hold time, analog input stable after sample/hold complete	t _{h(SH)}		All	9, 10, 11	0		ns
Pulse duration, total conversion time	t _{w(C)}		All	9, 10, 11	4.5t _{c(AD)}		s
Delay time, start of conversion to begin of sample and hold 18/	t _d (soc-sh)		All	9, 10, 11	3t _{c(SYS)}		ns
Delay time, end of conversion to data loaded into result FIFO	t _{d(EOC-FIFO)}		All	9, 10, 11	3t _{c(SYS)}		ns
Flash EEPROM - Swite	ching character	istics	L			1	
Program-erase endurance			All	9, 10, 11	10K		Cycles
Program pulse per word <u>19</u> /			All	9, 10, 11	1	150	Pulses
Erase pulses per array <u>19</u> /			All	9, 10, 11	1	1000	Pulses
Flash-write pulses per array <u>19</u> /			All	9, 10, 11	1	6000	Pulses
See footnotes at end	of table.						
MICRO	STANDARE		SIZE A			5962-9	98612
DEFENSE S	JPPLY CENTE IBUS, OHIO 43	R COLUMBUS		REVISION LI	EVEL	SHEET 20	0

	TAB	LE I. Electrical performance chara	<u>cteristics</u>	- Continued.			
查询 "596 2-9861	201 C\$X nAbld供应			Device Group A	Limits		Unit
		-55 C T_{C} +125 C +4.5 V V_{DD} +5.5 V unless otherwise specified	types	subgroups	Min	Max	
Flash EEPROM - Timir	ng requirements						
Delay time, after mode deselect to stabilization 19/	t _{d(BUSY)}		All	9, 10, 11	10		s
Delay time, verify read mode select to stabilization 19/	t _{d(RD-VERIFY)}		All	9, 10, 11	10		s
Flash EEPROM - Prog	ramming operat	ion (maximum programming tempe	erature 85	C for flash m	nemory)	•	•
Pulse duration, programming algorithm 19/	t _{w(PGM)}		All	9, 10, 11	95	105	s
Delay time, program mode select to stabilization 19/	t _d (PGM-MODE)		All	9, 10, 11	10		s
Flash EEPROM - Eras	e operation					•	
Pulse duration, erase algorithm 19/	t _{w(ERASE)}		All	9, 10, 11	6.65	7.35	ms
Delay time, erase mode select to stabilization 19/	t _{d(ERASE-MODE)}		All	9, 10, 11	10		S
Flash EEPROM - Flash	h-write operation					•	•
Pulse duration, flash-write algorithm 19/ 20/	t _{w(FLW)}		All	9, 10, 11	13.3	14.7	ms
Delay time, flashwrite mode select to stabilization 19/ 20/	t _{d(FLW-MODE)}		All	9, 10, 11	10		S
JTAG timings							
TMS/TDI setup to TCK high	t _{su}	See figure 5	All	9, 10, 11	20		ns
TMS/TDI hold from TCK high	t _h		All	9, 10, 11	15		ns
TCK low to TDO valid	t _d		All	9, 10, 11		30	ns

^{1/} Not production tested.


- 2/ This device utilizes a fully static design and, therefore, can operate with input clock cycle time [t_{c(Cl)}] approaching infinity. The device is characterized at frequencies approaching 0 Hz.
- 3/ Timing assume CLKOUT is set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 21

TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 4/查验与bizinitialized to divide by any device reset.
- 5/ All timings with respect to CLKOUT/IOPC1 assume CLKSRC[1:0] bits are set to select CPUCLK for output.
- 6/ The READY timings are based on one software wait state. At full speed operation, the device does not allow for single READY-based wait states.
- \overline{Z} / The parameter $t_{w(RSL1)}$ refers to the time \overline{RS} is an output.
- 8/ The parameter $t_{w(RSL)}$ refers to the time \overline{RS} is an input.
- 9/ This is the minimum time the MP/MC pin needs to be stable in order to be recognized by internal logic; however, for proper operation, the user must maintain a valid level for the duration of the entire memory access (or accesses) on- or off-chip.
- $\underline{10}$ / t_c = system clock cycle time = 1/SYSCLK = $t_{c(SYS)}$.
- $\underline{11}$ / The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.
- 12/ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
- 13/ The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
- 14/ The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
- 15/ The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set.
- 16/ Absolute resolution = 4.89 mV. At V_{REFHI} = 5 V and V_{REFLO} = 0 V, this is one LSB. As V_{REFHI} decreases, V_{REFLO} increases, ot both, the LSB sizes decrease. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
- $\underline{17}$ / The total sample/hold and conversion time is determined by the summation of $t_{d(SOC-SH)}$, $t_{w(SH)}$, $t_{w(C)}$, and $t_{d(EOC-FIFO)}$.
- 18/ Start of conversion is signaled by the ADCIMSTART bit or the ADCSOC bit set in software, the external start signal active (ADCSOC), or internal EVSOC signal active.
- 19/ These parameters are used in the flash programming algorithms.
- 20/ Refer to the recommended operating conditions section for the flash programming operating temperature range when programming flash.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 22



Case outline X - Continued

Symbol	Millin	neters	Inc	hes
	Min	Max	Min	Max
А	2.79	3.81	.110	.150
b	0.20	0.36	.008	.014
C	0.10	0.20	.004	.008
D1/E1	23.75	24.51	.935	.965
D2/E2	37.08	39.12	1.460	1.540
D3/E3	20.32 TYP		.800	TYP
е	0.635 BSC		.025	BSC

FIGURE 1. <u>Case outline</u> – Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

REVISION LEVEL
SHEET
24

	Case outline X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
1	WE	23	D10	45	SPISIMO/IO	
2	DV_DD	24	D11	46	V _{SS}	
3	$V_{ t SS}$	25	D12	47	DV _{DD}	
4	R/W	26	D13	48	SPISOMI/IO	
5	BR	27	D14	49	SPICLK/IO	
6	STRB	28	D15	50	V _{CCP} /WDDIS	
7	CV_DD	29	V _{SS}	51	SPISTE/IO	
8	CV _{SS}	30	тск	52	PDPINT	
9	D0	31	TDI	53	XINT1	
10	D1	32	TRST	54	XINT2/IO	
11	D2	33	TMS	55	XINT3/IO	
12	D3	34	TDO	56	OSCBYP	
13	DV_DD	35	RS	57	XTAL2	
14	V _{SS}	36	READY	58	XTAL1/CLKIN	
15	D4	37	MP/ MC	59	V _{SS}	
16	D5	38	EMU0	60	CV _{DD}	
17	D6	39	EMU1/OFF	61	V _{SS}	
18	D7	40	NMI	62	DV _{DD}	
19	D8	41	PORESET	63	ADCSOC/IOPC0	
20	V _{SS}	42	RESERVED	64	CLKOUT/IOPC1	
21	DV_DD	43	SCIRXD/IO	65	XF/IOPC2	
22	D9	44	SCITXD/IO	66	BIO /IOPC3	


FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 25

2 FF 0002 C	001201 QXX 1 [X(122 [13]		Case outline X		
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
67	CAP1/QEP1/IOPC4	89	ADCIN10	111	A1
68	CAP2/QEP2/IOPC5	90	ADCIN9/IOPA2	112	A2
69	CAP3/IOPC6	91	ADCIN8/IOPA3	113	V _{SS}
70	CAP4/IOPC7	92	V _{SS}	114	А3
71	V _{SS}	93	DV _{DD}	115	A4
72	ADCIN0/IOPA0	94	PWM1/CMP1	116	A5
73	ADCIN1/IOPA1	95	PWM2/CMP2	117	A6
74	ADCIN2	96	PWM3/CMP3	118	A 7
75	ADCIN3	97	PWM4/CMP4	119	A8
76	ADCIN4	98	PWM5/CMP5	120	V _{SS}
77	ADCIN5	99	PWM6/CMP6	121	DV _{DD}
78	ADCIN6	100	PWM7/CMP7/IOPB0	122	А9
79	ADCIN7	101	PWM8/CMP8/IOPB1	123	A10
80	ADCIN15	102	PWM9/CMP9/IOPB2	124	A11
81	ADCIN14	103	DV _{DD}	125	A12
82	ADCIN13	104	V _{SS}	126	A13
83	ADCIN12	105	T1PWM/T1CMP/IOPB3	127	A14
84	V _{CCA}	106	T2PWM/T2CMP/IOPB4	128	A15
85	V_{REFHI}	107	T3PWM/T3CMP/IOPB5	129	DS
86	V _{REFLO}	108	TMRDIR/IOPB6	130	īs
87	V_{SSA}	109	TMRCLK/IOPB7	131	PS
88	ADCIN11	110	AO	132	W/R

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 26




Instruction code	Instruction name
0000000	EXTEST
11111111	BYPASS
0000010	SAMPLE
00000110	TRIBYP
00000011	INTEST

FIGURE 4. Boundary scan instruction codes.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000


SIZE A		5962-98612
	REVISION LEVEL	SHEET 28




 $I_{OL} = 2$ mA (all outputs) $I_{OH} = 300$ A (all outputs) $V_{LOAD} = 1.5$ V NOTES:

 C_T = 110-pF typical load-circuit capacitance

TEST LOAD CIRCUIT




TTL-LEVEL OUTPUTS





TTL-LEVEL INPUTS

FIGURE 5. Test circuit and timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 29









MEMORY INTERFACE WRITE TIMINGS

FIGURE 5. <u>Test circuit and timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98612
		REVISION LEVEL	SHEET 32





POWER-ON RESET TIMINGS

NOTE: \overline{RS} is driven low by any device reset, which includes asserting $\overline{PORESET}$, \overline{RS} , access to an illegal address, execution of a software reset, or a watchdog timer reset.







FIGURE 5. Test circuit and timing waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98612
		REVISION LEVEL	SHEET 34








SPI MASTER MODE EXTERNAL TIMINGS (CLOCK PHASE = 0)




NOTE: The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active until the SPI communication stream is complete.

FIGURE 5. Test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98612
		REVISION LEVEL	SHEET 37




SPI SLAVE MODE EXTERNAL TIMING(CLOCK PHASE = 0)




NOTE: The SPISTE signal must be active before the SPI communication stream starts; the SPISTE signal must remain active until the SPI communication stream is complete.

FIGURE 5. Test circuit and timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 38







JTAG TIMING

FIGURE 5. <u>Test circuit and timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 40

4. QUALITY ASSURANCE PROVISIONS

Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with Mit-PRE-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125 C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroup 4 (C_I and C_O measurements) shall be measured only for initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero rejects shall be required.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 41

TABLE II. Electrical test requirements.

查询"5962-9	861201 @ A A 中央 	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accorda MIL-PRF-385	ance with
		Device class M	Device class Q	Device class V
	Interim electrical parameters (see 4.2)			1
	Final electrical parameters (see 4.2)	1, 2, 3, 4, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /
	Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
	Group C end-point electrical parameters (see 4.4)	2, 8A. 10	2, 8A, 10	2, 8A, 10
	Group D end-point electrical parameters (see 4.4)	2, 8A, 10	2, 8A, 10	2, 8A, 10
	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1 and 7.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 42

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25 C 5 C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 43

TABLE III. Terminal descriptions. 查询"5962m986 120/kQXA"供应商 Description **EXTERNAL INTERFACE DATA/ADDRESS SIGNALS** Parallel address bus A0 [least significant bit (LSB)] through A15 [most significant bit (MSB)]. A0 through A15 O/Z A15-A0 are multiplexed to address external data/program memory or I/O. A15-A0 are placed in the high-impedance state when EMU1/OFF is active low and hold their previous states in

power-down modes.

O/Z

O/Z

DS, PS, IS

D0 through D15 I/O/Z Parallel data bus D0 (LSB) through D15 (MSB). D15-D0 are multiplexed to transfer data between the device and external data/program memory and I/O space (devices). D15-D0 are placed in the high-impedance state when not outputting, when in power-down mode, when reset (\overline{RS}) is asserted, or when EMU1/ \overline{OFF} is active low. **EXTERNAL INTERFACE CONTROL SIGNALS**

Data, program, and I/O space select signals. DS, PS, and IS are always high unless lowlevel asserted for communication to a particular external space. They are placed in the high-

impedance state during reset, power down, and when EMU1/OFF is active low. Data ready. READY indicates that an external device is prepared for the bus transaction to be READY completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. O/Z R/\overline{W} Read/write signal. R/ \overline{W} indicates transfer direction during communication to an external device. It is normally in read mode (high), unless low level is asserted for performing a write operation. It is placed in the high-impedance state during reset, power down, and when EMU1/OFF is active low.

STRB Strobe. STRB is always high unless asserted low to indicate an external bus cycle. It is placed in the high-impedance state during reset, power down, and when EMU1/OFF is active O/Z WE Write enable. The falling edge of WE indicates that the device is driving the external data bus (D15-D0). Data can be latched by an external device on the rising edge of $\overline{\text{WE}}$. $\overline{\text{WE}}$ is active on all external program, data, and I/O writes. WE goes in the high-impedance state following

reset and when EMU1/OFF is active low. O/Z W/R Write/read. W/\overline{R} is an inverted form of R/\overline{W} and can connect directly to the output enable of external devices. W/\overline{R} is placed in the high-impedance state following reset and when FMU1/OFF is active low.

O/Z \overline{BR} Bus request. BR is asserted during access of external global data memory space. BR can be used to extend the data memory address space by up to 32K words. BR goes in the high-impedance state during reset, power down, and when EMU1/OFF is active low. V_{CCP}/WDDIS Flash-programming voltage supplyl If. $V_{CCP} = 5 \text{ V}$, then WRITE/ERASE can be made to the ENTIRE on-chip flash memory block - that is, for programming the flash. If $V_{CCP} = 0$ V, then WRITE/ERASE of the flash memory is not allowed, thereby protecting the entire memory block from being overwritten. WDDIS also functions as a hardware watchdog disable. The watchdog timer is disabled when V_{CCP}/WDDIS = 5 V and bit 6 in WDCR is set to 1.

See foonotes at end of table.

SIZE **STANDARD** 5962-98612 Α **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 44

TABLE III. Terminal descriptions - Continued. Description 查r怕inglorez0986 120MQXA"供应商 **ADC INPUTS (UNSHARED)** ADCIN2 through Analog inputs to the first ADC. ADCIN7 ADCIN10 through Analog inputs to the second ADC ADCIN15 **BIT I/O AND SHARED FUNCTIONS PINS** ADCINO/IOPA0 I/O Bidirectional digital I/O. Analog input to the first ADC. ADCINO/IOPA0 is configured as a digital input by all device resets. ADCIN1/IOPA1 I/O Bidirectional digital I/O. Analog input to the first ADC. ADCIN1/IOPA1 is configured as a digital input by all device resets. ADCIN9/IOPA2 I/O Bidirectional digital I/O. Analog input to the second ADC. ADCIN9/IOPA2 is configured as a digital input by all device resets. I/O ADCIN8/IOPA3 Bidirectional digital I/O. Analog input to the second ADC. ADCIN8/IOPA3 is configured as a digital input by all device resets. PWM7/CMP7/ Bidirectional digital I/O. Simple compare/PWM 1 output. The state of PWM7/CMP7/IOPB0 is I/O/Z IOPB0 determined by the simple compare/PWM and the simple action control register (SACTR). It goes to the high-impedance state when unmasked PDPINT goes active low. PWM7/CMP7/IOPB0 is configured as a digital input by all device resets. I/O/Z Bidirectional digital I/O. Simple compare/PWM 2 output. The state of PWM8/CMP8/IOPB1 is PWM8/CMP8/ determined by the simple compare/PWM and the SACTR. It goes to the high-impedance state IOPB1 when unmasked PDPINT goes active low. PWM8/CMP8/IOPB1 is configured as a digital input by all device resets. PWM9/CMP9/ I/O/Z Bidirectional digital I/O. Simple compare/PWM 3 output. The state of PWM9/CMP9/IOPB2 is IOPB2 determined by the simple compare/PWM and the SACTR. It goes to the high-impedance state when unmasked PDPINT goes active low. PWM9/CMP9/IOPB2 is configured as a digital input by all device resets. T1PWM/T1CMP/ I/O/Z Bidirectional digital I/O. Timer 1 compare output. T1PWM/T1CMP/IOPB3 goes to the IOPB3 high-impedance state when unmasked PDPINT goes active low. This pin is configured as a digital input by all device resets. Bidirectional digital I/O. Timer 2 compare output. T2PWM/T2CMP/IOPB4 goes to the T2PWM/T2CMP/ 1/0/7 IOPB4 high-impedance state when unmasked PDPINT goes active low. This pin is configured as a digital input by all device resets. T3PWM/T3CMP/ 1/0/7 Bidirectional digital I/O. Timer 3 compare output. T3PWM/T3CMP/IOPB5 goes to the IOPB5 high-impedance state when unmasked PDPINT goes active low. This pin is configured as a digital input by all device resets. TMRDIR/IOPB6 I/O Bidirectional digital I/O. Direction signal for the timers. Up-counting direction if TMRDIR/IOPB6 is low, down-counting direction if this pin is high. This pin is configured as a digital input by all device resets. TMRCLK/IOPB7 I/O Bidirectional digital I/O. External clock input for general-purpose timers. This pin is configured as a digital input by all device resets.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 45

TABLE III. Terminal descriptions - Continued. 查性前点的20986 Description 120/MQXA"供应商 BIT I/O AND SHARED FUNCTIONS PINS - CONTINUED ADCSOC/IOPC0 I/O Bidirectional digital I/O. External start of conversion input for ADC. This pin is configured as a digital input by all device resets. CAP1/QEP1/ I/O Bidirectional digital I/O. Capture 1 or QEP 1 input. This pin is configured as a digital input by all IOPC4 device resets. I/O Bidirectional digital I/O. Capture 2 or QEP 2 input. This pin is configured as a digital input by all CAP2/QEP2/ IOPC5 device resets. CAP3/IOPC6 I/O Bidirectional digital I/O. Capture 3 input. This pin is configured as a digital input by all device resets. CAP4/IOPC7 I/O Bidirectional digital I/O. Capture 4 input. This pin is configured as a digital input by all device resets. I/O XF/IOPC2 Bidirectional digital I/O. External flag output (latched software-programmable signal). XF is used for signaling other processors in multiprocessing configurations or as a general-purpose output pin. This pin is configured as an external flag output by all device resets. I/O **BIO/IOPC3** Bidirectional digital I/O. Branch control input. BIO is polled by the BIOZ instruction. If BIO is low, the CPU executes a branch. If BIO is not used, it should be pulled high. This pin is configured as a branch-control input by all device resets. CLKOUT/IOPC1 I/O Bidirectional digital I/O. Clock output. Clock output is selected by the CLKSRC bits in the SYSCR register. This pin is configured as a DSP clock output by a power-on reset. SERIAL COMMUNICATIONS INTERFACE (SCI) AND BIT I/O PINS SCITXD/IO I/O SCI asynchronous serial port transmit data, or general-purpose bidirectional I/O. This pin is configured as a digital input by all device resets. I/O SCIRXD/IO SCI asynchronous serial port receive data, or general-purpose bidirectional I/O. This pin is configured as a digital input by all device resets. SERIAL PERIPHERAL INTERFACE (SPI) AND BIT I/O PINS SPISIMO/IO I/O SPI slave in, master out, or general-purpose bidirectional I/O. This pin is configured as a digital input by all device resets. SPISOMI/IO I/O SPI slave out, master in, or general-purpose bidirectional I/O. This pin is configured as a digital input by all device resets. SPICLK/IO I/O SPI clock, or general-purpose bidirectional I/O. This pin is configured as a digital input by all device resets. SPISTE/IO I/O SPI slave transmit enable (optional), or general-purpose bidirectional I/O. This pin is configured as a digital input by all device resets. **COMPARE SIGNALS** PWM1/CMP1 O/Z Compare units compare or PWM outputs. The state of these pins is determined by the

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98612
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 46

compare/PWM and the full action control register (ACTR). CMP1-CMP6 go to the high-

impedance state when unmasked PDPINT goes active low, and when reset (RS) is asserted.

DSCC FORM 2234 APR 97

through

PWM6/CMP6

	TABLE III. <u>Terminal descriptions</u> – Continued.			
查询与9020986	12 <u>0</u> 49	A"供应商 Description		
		INTERRUPT AND MISCELLANEOUS SIGNALS		
RS	I/O	Reset input. \overline{RS} causes the device to terminate execution and sets PC = 0. When \overline{RS} is brought to a high level, execution begins at location zero of program memory. \overline{RS} affects (or sets to zero) various registers and status bits. \overline{RS} is a bidirectional (open-drain output) pin.		
MP/MC	_	MP/ MC (microprocessor/microcomputer) select. If MP/MC is low, internal program memory is selected. If it is high, external program memory is selected.		
NMI	I	Nonmaskable interrupt. When NMI is activated, the device is interrupted regardless of the state of the INTM bit of the status register. NMI has programmable polarity.		
PORESET	I	Power-on reset. PORESET causes the device to terminate execution and sets PC = 0. When PORESET is brought to a high level, execution begins at location zero of program memory. PORESET affects (or sets to zero) the same registers and status bits as RS. In addition, PORESET initializes the PLL control registers.		
XINT1	I	External user interrupt no. 1.		
XINT2/IO	I/O	External user interrupt no. 2. General-purpose bidirectional I/O. This pin is configured as a digital input by all device resets.		
XINT3/IO	I/O	External user interrupt no. 3. General-purpose bidirectional I/O. This pin is configured as a digital input by all device resets.		
PDPINT	I	Maskable power-drive protection interrupt. If PDPINT is unmasked and it goes active low, the timer compare outputs immediately go to the high-impedance state.		
	•	CLOCK SIGNALS		
XTAL2	0	PLL oscillator output. XTAL2 is tied to one side of a reference crystal when the device is in PLL mode (CLKMD[1:0] = 1x, CKCR0.7-6). This pin can be left unconnected in oscillator bypass mode (\overline{OSCBYP} V_{IL}). This pin goes in the high-impedance state when EMU1/ \overline{OFF} is active low.		
XTAL1/CLKIN	I/Z	PLL oscillator input. XTAL1/CLKIN is tied to one side of a reference crystal in PLL mode (CLKMD[1:0] = 1x, CKCR0.7-6), or is connected to an external clock source in oscillator bypass mode (\overline{OSCBYP} V_{IL}).		
OSCBYP	ı	Bypass oscillator if low.		
SUPPLY SIGNALS				
CV _{ss}	ı	Digital core logic ground reference.		
V _{SS}	I	Digital logic ground reference.		
V _{SSA}	I	Analog ground reference.		
DV _{DD} <u>2</u> /	I	Digital I/O logic supply voltage.		
CV _{DD} <u>2</u> /	I	Digital core logic supply voltage.		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98612
		REVISION LEVEL	SHEET 47

TABLE III. <u>Terminal descriptions</u> – Continued.

查询 # 5962 11986	120/p@X	A"供应商 Description
SUPPLY SIGNALS – CONTINUED		
V _{CCA}	I	Analog supply voltage.
V _{REFHI}	I	ADC analog voltage reference high.
V _{REFLO}	I	ADC analog voltage reference low.
		TEST SIGNALS
TCK	_	IEEE standard test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The changes on test-access port (TAP) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or selected test data register of the device core on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.
TDI	I	IEEE standard test data input (TDI). TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO	O/Z	IEEE standard test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance state when \overline{OFF} is active low.
TMS	_	IEEE standard test mode select. This serial control input is clocked into the TAP controller on the rising edge of TCK.
TRST	_	IEEE standard test reset. TRST, when active low, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored.
EMU0	I/O/Z	Emulator pin 0. When TRST is driven low, EMU0 must be high for activation of the OFF condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output through the scan.
EMU1/OFF	I/O/Z	Emulator pin 1/disable all outputs. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and is defined as input/output through JTAG scan. When TRST is driven low, this pin is configured as OFF. When EMU1/OFF is active low, it puts all output drivers in the high-impedance state. OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications); therefore, for OFF condition, the following conditions apply: TRST = low, EMU0 = high, EMU1/OFF = low.
RESERVED	I	Reserved for test. This pin has an internal pulldown and must be left unconnected for the device.

- $\underline{1}$ / I = Input; O = Ouput; Z = High impedance.
- V_{DD} refers to supply voltage types CV_{DD} (digital core supply voltage), DV_{DD} (digital I/O supply voltage), and V_{DDP} (programming voltage supply). All voltage are measured with respect to V_{SS}.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98612
		REVISION LEVEL	SHEET 48

查询"5962-9861201QXA"供应的NDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 99-04-30

Approved sources of supply for SMD 5962-98612 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and/or QML-38535 during the next revision. MIL-HDBK-103 and/or QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and/or QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9861201QXA	01295	SMJ320F240MHFPM40

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

01295

Texas Instruments, Incorporated Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

Point of contact: 6412 U.S Highway 75 South P.O. Box 84, M/S 853

Sherman, TX 75090-0084

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.