


N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP04N7	700V	3.5Ω	4A	10V
CEB04N7	700V	3.5Ω	4A	10V
CEI04N7	700V	3.5Ω	4A	10V
CEF04N7	700V	3.5Ω	4A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handling capability.
- Lead free product is acquired.
- TO-220 & TO-263 & TO-262 package & TO-220F full-pak for through hole.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263/262	TO-220F	
Drain-Source Voltage	V _{DS}	700		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous	I _D	4	4 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	12	12 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	89	35	W
		0.71	0.28	W/°C
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	1.4	3.6	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W

[查询"CEF04N7"供应商](#)



CEP04N7/CEB04N7 CEI04N7/CEF04N7




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP04N7/CEB04N7 CEI04N7/CEF04N7




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve