

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

General Description

The ADC12030, and ADC12H030 families are 12-bit plus sign successive approximation A/D converters with serial I/O and configurable input multiplexers. The ADC12032/ADC12H032, ADC12034/ADC12H034 and ADC12038/ADC12H038 have 2, 4 and 8 channel multiplexers, respectively. The differential multiplexer outputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12030/ADC12H030 has a two channel multiplexer with the multiplexer outputs and A/D inputs internally connected. The ADC12030 family is tested with a 5 MHz clock, while the ADC12H030 family is tested with an 8 MHz clock. On request, these A/Ds go through a self calibration process that adjusts linearity, zero and full-scale errors to less than ± 1 LSB each.

MANational Semiconductor

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudo-differential modes. A fully differential unipolar analog input range (0V to +5V) can be accommodated with a single +5V supply. In the differential modes, valid outputs are obtained even when the negative inputs are greater than the positive because of the 12-bit plus sign output data format.

The serial I/O is configured to comply with the NSC MI-CROWIRE. For voltage references see the LM4040 or LM4041.

Applications

- Medical instruments
- Process control systems
- Test equipment


Features


- Serial I/O (MICROWIRE Compatible)
- 2, 4, or 8 channel differential or single-ended multiplexer
- Analog input sample/hold function
- Power down mode
- Variable resolution and conversion rate
- Programmable acquisition time
- Variable digital output word length and format
- No zero or full scale adjustment required
- Fully tested and guaranteed with a 4.096V reference
- OV to 5V analog input range with single 5V power supply
- No Missing Codes over temperature

Key Specifications

Resolution	12-bit plus sign
12-bit plus sign conversion time	
- ADC12H30 family	5.5 µs (max)
- ADC12030 family	8.8 µs (max)
12-bit plus sign throughput time	
- ADC12H30 family	8.6 µs (max)
 ADC12030 family 	14 µs (max)
Integral linearity error	±1 LSB (max)
single supply	5V ±10%
Power consumption	33 mW (max)
 Power down 	100 µW (typ)

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038 elf-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold





Ordering Information

Industrial Temperature Range	Package
$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$	
ADC12H030CIWM, ADC12030CIWM	M16B
ADC12H032CIWM, ADC12032CIWM	M20B
ADC12H034CIN, ADC12034CIN	N24C
ADC12H034CIWM, ADC12034CIWM	M24B
ADC12H034CIMSA	MSA24
ADC12H038CIWM, ADC12038CIWM	M28B

DI

DO

Pin Descriptions

- CCLKThe clock applied to this input controls the
sucessive approximation conversion time in-
terval and the acquisition time. The rise and
fall times of the clock edges should not ex-
ceed 1 µs.SCLKThis is the serial data clock input. The clock
- applied to this input controls the rate at which the serial data exchange occurs. The rising edge loads the information on the DI pin into the multiplexer address and mode select shift register. This address controls which channel of the analog input multiplexer (MUX) is selected and the mode of operation for the A/D. With \overline{CS} low the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO, with the exception of the first bit of data. When \overline{CS} is low continously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When \overline{CS} is toggled the falling edge of \overline{CS} always clocks out the first bit of data. CS should be brought low when SCLK is low. The rise and fall times of the clock edges should not exceed

1 µs.

- This is the serial data input pin. The data applied to this pin is shifted by the rising edge of SCLK into the multiplexer address and mode select register. *Table 2* through *Table 5* show the assignment of the multiplexer address and the mode select data.
- The data output pin. This pin is an active push/pull output when \overline{CS} is low. When \overline{CS} is high, this output is TRI-STATE. The A/D conversion result (D0–D12) and converter status data are clocked out by the falling edge of SCLK on this pin. The word length and format of this result can vary (see *Table 1*). The word length and format are controlled by the data shifted into the multiplexer address and mode select register (see *Table 5*).

EOCThis pin is an active push/pull output and
indicates the status of the ADC12030/2/4/8.
When low, it signals that the A/D is busy with
a conversion, auto-calibration, auto-zero or
power down cycle. The rising edge of EOC
signals the end of one of these cycles. $\overline{\text{CS}}$ This is the chip select pin. When a logic low

www.national.com

fallst bit vhen ets a se-S is brought back low during a conversion, that conversion is prematurely terminated. The data in the output latches may be corrupted. Therefore, when CS is brought back low during a conversion in progress the data output at that time should be ignored. \overline{CS} may also be left continuously low. In this case it is imperative that the correct number of SCLK pulses be applied to the ADC in order to remain synchronous. After the ADC supply power is applied it expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC expects is the same as the digital output word length. This word length can be modified by the data shifted in on the DO pin. Table 5 details the data required.

This is the data output ready pin. This pin is

an active push/pull output. It is low when the conversion result is being shifted out and

goes high to signal that all the data has been

DOR

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/AD032

CONV

shifted out. A logic low is required on this pin to program any mode or change the ADC's configuration as listed in the Mode Programming Table 5 such as 12-bit conversion, 8-bit conversion, Auto Cal, Auto Zero etc. When this pin is high the ADC is placed in the read data only mode. While in the read data only mode, bringing \overline{CS} low and pulsing SCLK will only clock out on DO any data stored in the ADCs output shift register. The data on DI will be neglected. A new conversion will not be started and the ADC will remain in the mode and/or configuration previously programmed. Read data only cannot be performed while a conversion, Auto-Cal or Auto-Zero are in progress.

- This is the power down pin. When PD is high the A/D is powered down; when PD is low the A/D is powered up. The A/D takes a maximum of 250 µs to power up after the command is given.
- CH0-CH7 These are the analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of SCLK into the address register (See Tables 2, 3, 4).

PD

The voltage applied to these inputs should not exceed V_A+ or go below GND. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.

- COM This pin is another analog input pin. It is used as a pseudo ground when the analog multiplexer is single-ended.
- MUXOUT1, MUXOUT2 These multiplexer are the output pins.
- A/DIN1, /DIN2 These are the converter input pins. MUX-OUT1 is usually tied to A/DIN1. MUXOUT2 is usually tied to A/DIN2. If external circuitry is placed between MUXOUT1 and A/DIN1, or MUXOUT2 and A/DIN2 it may be necessary to protect these pins. The voltage at these pins should not exceed V_A^+ or go below AGND (see Figure 5).
- This is the positive analog voltage reference V_{REF}+ input. In order to maintain accuracy, the voltage range of V_{REF} ($V_{REF} = V_{REF} + - V_{REF} -)$ is 1 V_{DC} to 5.0 V_{DC} and the voltage at V_{REF}+ cannot exceed V_A+. See *Figure 6* for recommended bypassing.
- V_{REF}-The negative voltage reference input. In order to maintain accuracy, the voltage at this pin must not go below GND or exceed V_A+. (See Figure 6).
- /_A+, V_D+ These are the analog and digital power supply pins. V_A^+ and V_D^+ are not connected together on the chip. These pins should be tied to the same power supply and bypassed separately (see Figure 6). The operating voltage range of V_A + and V_D + is 4.5 V_{DC} to 5.5 V_{DC}.
- DGND This is the digital ground pin (see Figure 6). AGND This is the analog ground pin (see Figure 6).

Absolute Maximum Ra ₂₎ 查询"LM4030AI-4.1"供应		Operating Ratings (Notes	
If Military/Aerospace specified d please contact the National Semico Distributors for availability and sp	evices are required, inductor Sales Office/	Operating Temperature Range ADC12030CIWM, ADC12H030CIWM, ADC12032CIWM,	$T_{MIN} \le T_A \le T_{MAX}$
Positive Supply Voltage		ADC12H032CIWM,	
$(V^+ = V_A^+ = V_D^+)$	6.5V	ADC12034CIN, ADC12034CIWM,	
Voltage at Inputs and Outputs		ADC12H034CIN,	
except CH0–CH7 and COM	-0.3V to V ⁺ +0.3V	ADC12H034CIWM,	
Voltage at Analog Inputs		ADC12H034CIMSA,	
CH0–CH7 and COM	GND $-5V$ to V ⁺	ADC12038CIWM,	
	+5V	ADC12H038CIWM	$-40^{\circ}C \le T_A \le +85^{\circ}C$
$ V_A + - V_D + $	300 mV	Supply Voltage ($V^+ = V_A^+ = V_D^+$)	+4.5V to +5.5V
Input Current at Any Pin (Note 3)	±30 mA	$ V_A + - V_D + $	≤ 100 mV
Package Input Current (Note 3)	±120 mA	V _{REF} +	0V to V _A +
Package Dissipation at		V _{REF} -	0V to V _{REF} +
$T_A = 25^{\circ}C$ (Note 4)	500 mW	$V_{REF} (V_{REF} + - V_{REF} -)$	1V to V _A +
ESD Susceptability (Note 5)		V _{REF} Common Mode Voltage Range	
Human Body Model	1500V		
Soldering Information		$(V_{DEE}^+ + V_{DEE}^-)$	
N Packages (10 seconds)	260°C	$\frac{(V_{REF}^+ + V_{REF}^-)}{2}$	0.1 V _A + to 0.6 V _A +
SO Package (Note 6):		A/DIN1, A/DIN2, MUXOUT1	$0.1 V_{A} + 10 0.0 V_{A} +$
Vapor Phase (60 seconds)	215°C		0\/ to \/ .
Infrared (15 seconds)	220°C	and MUXOUT2 Voltage Range A/D IN Common Mode	0V to V _A +
Storage Temperature	−65°C to +150°C	Voltage Range	

 $\frac{(V_{IN}{}^{+} + V_{IN}{}^{-})}{2}$

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038

0V to V_A+

Converter Electrical Characteristics

The following specifications apply for V⁺ = V_A+ = V_D+ = +5.0 V_{DC}, V_{REF}+ = +4.096 V_{DC}, V_{REF}- = 0 V_{DC}, 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12032, ADC12034 and ADC12038, $R_S = 25\Omega$, source impedance for V_{REF}+ and V_{REF}- $\leq 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Notes 7, 8, 9)**

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
STATIC C	ONVERTER CHARACTERISTICS				
	Resolution with No			12 + sign	Bits (min)
	Missing Codes				
+ILE	Positive Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±1	LSB (max)
–ILE	Negative Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±1	LSB (max)
DNL	Differential Non-Linearity	After Auto-Cal		±1	LSB (max)
	Positive Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Negative Full-Scale Error	ative Full-Scale Error After Auto-Cal (Notes 12, 18) ±1/2 ±3.0	LSB (max)		
	Offset Error	After Auto-Cal (Notes 5, 18)	±1/2	±2	LSB (max)
		$V_{IN}(+) = V_{IN}(-) = 2.048V$			
	DC Common Mode Error	After Auto-Cal (Note 15)	±2	±3.5	LSB (max)
TUE	Total Unadjusted Error	After Auto-Cal	±1		LSB
		(Notes 12, 13, 14)			
	Resolution with No	8-bit + sign mode		8 + sign	Bits (min)
	Missing Codes				

Converter Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
STATIC C	CONVERTER CHARACTERISTICS		()	(/	,
+INL	Positive Integral Linearity Error	8-bit + sign mode (Note 12)		±1/2	LSB (max
-INL				±1/2	LSB (max
DNL		. ,			LSB (max
	(Note 10)(Note 11)TATIC CONVERTER CHARACTERISTICSNLPositive Integral Linearity Error8-bit + sign mode (Note 12) $\pm 1/2$ LNLNegative Integral Linearity Error8-bit + sign mode (Note 12) $\pm 1/2$ LNLDifferential Non-Linearity8-bit + sign mode (Note 12) $\pm 1/2$ LNLDifferential Non-Linearity8-bit + sign mode (Note 12) $\pm 1/2$ LNLDifferential Non-Linearity8-bit + sign mode (Note 12) $\pm 1/2$ LNegative Full-Scale Error8-bit + sign mode, after Auto-Zero (Note 13) $\pm 1/2$ LOffset Error8-bit + sign mode after Auto-Zero (Note 13) $\pm 1/2$ LJETotal Unadjusted Error8-bit + sign mode after Auto-Zero (Note 12, 13, 14) ± 0.05 $\pm 3/4$ LMultiplexer Channel to Channel Matching $\psi^* = +5 \psi \pm 10\%$ $V_{REF} = \pm4.096V$ ± 0.5 ± 1 LOutput Data from "12-Bit Conversion of Offset" (see Table 5)(Note 20) ψ ψ ψ Output Data from(Note 20) ψ ψ ψ ψ	LSB (max			
		, , , , , , , , , , , , , , , , , , ,			LSB (max
		5 ()			202 (114
		_		±1/2	LSB (ma
					(
TUE	Total Unadiusted Error				
		5		+3/4	LSB (ma
				-0/4	200 (110
	Multiplexer Channel				
			±0.05		LSB
	-	$V^{+} = +5V \pm 10\%$			
	Offset Error	VREF - 14.000V	+0.5	+1	LSB (ma
					LSB (ma
					LSB (ma
				±1.5	LOD (IIIA LSB
		LSB			
		(Note 20)	±0.5	+10	LSB (ma
		(1018 20)			LSB (ma LSB (mir
				-10	
	,	(Noto 20)		4095	LSB (ma
	'	(Note 20)			
				4055	LSB (mir
	, , , , , , , , , , , , , , , , , , ,				
	I		60.4		dB
3/(N+D)					-
	Distortion Ratio				dB
					dB
	J		31		kHz
	T		77.0		
S/(N+D)	Signal-to-Noise Plus	$f_{IN} = 1 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^{+} = 5.0V$	77.0		dB
	Distortion Ratio	$f_{IN} = 20 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^+ = 5.0V$	73.9		dB
		$f_{IN} = 40 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^{+} = 5.0V$	67.0		dB
	-3 dB Full Power Bandwidth	$V_{IN} = \pm 5V$, where S/(N+D) drops 3 dB	40		kHz
	,	D MULTIPLEXER CHARACTERISTICS	1		
C _{REF}	Reference Input Capacitance		85		pF
C _{A/D}	A/DIN1 and A/DIN2 Analog		75		pF
	Input Capacitance				
	A/DIN1 and A/DIN2 Analog	$V_{IN} = +5.0V \text{ or}$	±0.1	±1.0	μA (max
	Input Leakage Current	V _{IN} = 0V			
	CH0-CH7 and COM			GND – 0.05	V (min)
	Input Voltage			V _A + + 0.05	V (max)

Converter Electrical Characteristics (Continued)

The total wind the state of the ADC12030, ADC12032, ADC12034 and ADC12038, $R_s = 25\Omega$, source impedance for V_{REF} and $V_{$

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
REFEREN	ICE INPUT, ANALOG INPUTS AN	ID MULTIPLEXER CHARACTERISTIC	CS		
С _{СН}	CH0–CH7 and COM		10		pF
	Input Capacitance				
C _{MUXOUT}	MUX Output Capacitance		20		pF
	Off Channel Leakage (Note 16)	On Channel = 5V and	-0.01	-0.3	μA (min)
	CH0–CH7 and COM Pins	Off Channel = 0V			
		On Channel = 0V and	0.01	0.3	µA (max)
		Off Channel = 5V			
	On Channel Leakage (Note 16)	On Channel = 5V and	0.01	0.3	µA (max)
	CH0–CH7 and COM Pins	Off Channel = 0V			
		On Channel = 0V and	-0.01	-0.3	μA (min)
		Off Channel = 5V			
	MUXOUT1 and MUXOUT2	$V_{MUXOUT} = 5.0V \text{ or}$	0.01	0.3	µA (max)
	Leakage Current	$V_{MUXOUT} = 0V$			
R _{ON}	MUX On Resistance	$V_{IN} = 2.5V$ and	850	1150	Ω (max)
		$V_{MUXOUT} = 2.4V$			
	R _{ON} Matching Channel	$V_{IN} = 2.5V$ and	5		%
	to Channel	$V_{MUXOUT} = 2.4V$			
	Channel to Channel Crosstalk	$V_{IN} = 5 V_{PP}, f_{IN} = 40 \text{ kHz}$	-72		dB
	MUX Bandwidth		90		kHz

DC and Logic Electrical Characteristics

The following specifications apply for V⁺ = V_A+ = V_D+ = +5.0 V_{DC}, V_{REF}+ = +4.096 V_{DC}, V_{REF}- = 0 V_{DC}, 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, $R_S = 25\Omega$, source impedance for V_{REF}+ and V_{REF}- $\leq 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. **Bold**-face limits apply for T_A = T_L = T_{MIN} to T_{MAX}; all other limits T_A = T_L = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
CCLK, C	S, CONV, DI, PD AND SCLK INPUT (CHARACTERISTICS			
V _{IN(1)}	Logical "1" Input Voltage	V ⁺ = 5.5V		2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V ⁺ = 4.5V		0.8	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V	0.005	1.0	µA (max)
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	-0.005	-1.0	μA (min)
DO, EOG	C AND DOR DIGITAL OUTPUT CHAR	ACTERISTICS			
V _{OUT(1)}	Logical "1" Output Voltage	V ⁺ = 4.5V, Ι _{OUT} = -360 μA		2.4	V (min)
		$V^+ = 4.5V, I_{OUT} = -10 \ \mu A$		4.25	V (min)
V _{OUT(0)}	Logical "0" Output Voltage	V ⁺ = 4.5V, I _{OUT} = 1.6 mA		0.4	V (max)
I _{OUT}	TRI-STATE [®] Output Current	$V_{OUT} = 0V$	-0.1	-3.0	µA (max)
		$V_{OUT} = 5V$	0.1	3.0	µA (max)
+I _{sc}	Output Short Circuit Source Current	$V_{OUT} = 0V$	14	6.5	mA (min)
-I _{sc}	Output Short Circuit Sink Current	$V_{OUT} = V_{D} +$	16	8.0	mA (min)
POWER	SUPPLY CHARACTERISTICS				
I _D +	Digital Supply Current	Awake	1.6	2.5	mA (max)
	ADC12030, ADC12032, ADC12034	\overline{CS} = HIGH, Powered Down, CCLK on	600		μA

DC and Logic Electrical Characteristics (Continued)

LTM 4000 Ap 4 pt 4 to the ADC12H030, ADC12H032, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12032, ADC12034 and ADC12038, $R_S = 25\Omega$, source impedance for V_{REF} and $V_{REF} = \leq 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. Bold-

face limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25$ °C. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limits)
POWER	SUPPLY CHARACTERISTICS		•		
	and ADC12038	\overline{CS} = HIGH, Powered Down, CCLK off	20		μA
	Digital Supply Current	Awake	2.3	3.2	mA
	ADC12H030, ADC12H032,	\overline{CS} = HIGH, Powered Down, CCLK on	0.9		mA
	ADC12H034 and ADC12H038	\overline{CS} = HIGH, Powered Down, CCLK off	20		μA
I _A +	Positive Analog Supply Current	Awake	2.7	4.0	mA (max)
		\overline{CS} = HIGH, Powered Down, CCLK on	10		μA
		\overline{CS} = HIGH, Powered Down, CCLK off	0.1		μA
I _{REF}	Reference Input Current	Awake	70		μA
		\overline{CS} = HIGH, Powered Down	0.1		μA

AC Electrical Characteristics

The following specifications apply for V⁺ = V_A+ = V_D+ = +5.0 V_{DC}, V_{REF}+ = +4.096 V_{DC}, V_{REF}- = 0 V_{DC}, 12-bit + sign conversion mode, t_r = t_f = 3 ns, f_{CK} = f_{SK} = 8 MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, f_{CK} = f_{SK} = 5 MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, R_S = 25 Ω , source impedance for V_{REF}+ and V_{REF}- ≤ 25 Ω , fully-differential input with fixed 2.048V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. Bold-face limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Note 17)

Symbol	Parameter	Conditions	Typical	ADC12H030/2/4/8	ADC12030/2/4/8	Units
			(Note 10)	Limits	Limits	(Limits)
				(Note 11)	(Note 11)	
f _{ск}	Conversion Clock		10	8	5	MHz (max)
	(CCLK) Frequency		1			MHz (min)
f _{sк}	Serial Data Clock		10	8	5	MHz (max)
	SCLK Frequency		0			Hz (min)
	Conversion Clock			40	40	% (min)
	Duty Cycle			60	60	% (max)
	Serial Data Clock			40	40	% (min)
	Duty Cycle			60	60	% (max)
t _C	Conversion Time	12-Bit + Sign or 12-Bit	44(t _{ск})	44(t _{ск})	44(t _{ск})	(max)
				5.5	8.8	µs (max)
		8-Bit + Sign or 8-Bit	21(t _{ск})	21(t _{ск})	21(t _{ск})	(max)
				2.625	4.2	µs (max)

AC Electrical Characteristics (Continued)

The total apply the state of t

Symbol	Parameter	Conditions	Typical	ADC12H030/2/4/8	ADC12030/2/4/8	Units
			(Note 10)	Limits	Limits	(Limits)
				(Note 11)	(Note 11)	
t _A	Acquisition Time	6 Cycles Programmed	6(t _{ск})	6(t _{ск})	6(t _{ск})	(min)
	(Note 19)			7(t _{ск})	7(t _{ск})	(max)
				0.75	1.2	µs (min)
				0.875	1.4	µs (max)
		10 Cycles Programmed	10(t _{ск})	10(t _{ск})	10(t _{ск})	(min)
				11(t _{ск})	11(t _{ск})	(max)
				1.25	2.0	µs (min)
				1.375	2.2	µs (max)
		18 Cycles Programmed	18(t _{CK})	18(t _{ск})	18(t _{ск})	(min)
				19(t _{ск})	19(t _{ск})	(max)
				2.25	3.6	µs (min)
				2.375	3.8	µs (max)
		34 Cycles Programmed	34(t _{ск})	34(t _{ск})	34(t _{ск})	(min)
				35(t _{ск})	35(t _{ск})	(max)
				4.25	6.8	µs (min)
				4.375	7.0	µs (max)
t _{ckal}	Self-Calibration Time		4944(t _{ск})	4944(t _{ск})	4944(t _{ск})	(max)
				618.0	988.8	µs (max)
t _{AZ}	Auto-Zero Time		76(t _{ск})	76(t _{ск})	76(t _{ск})	(max)
				9.5	15.2	µs (max)
t _{sync}	Self-Calibration		2(t _{ск})	2(t _{ск})	2(t _{ск})	(min)
	or Auto-Zero			3(t _{ск})	3(t _{ск})	(max)
	Synchronization Time			0.250	0.40	µs (min)
	from DOR			0.375	0.60	µs (max)
t _{DOR}	DOR High Time		9(t _{sк})	9(t _{sк})	9(t _{sк})	(max)
	when \overline{CS} is Low			1.125	1.8	µs (max)
	Continuously for Read					
	Data and Software					
	Power Up/Down					
t _{CONV}	CONV Valid Data Time		8(t _{SK})	8(t _{sк})	8(t _{sк})	(max)
			-	1.0	1.6	µs (max)

AC Electrical Characteristics

The following specifications apply for $V^+ = V_A + = V_D + = +5.0 V_{DC}$, $V_{REF} + = +4.096 V_{DC}$, $V_{REF} - = 0 V_{DC}$, 12-bit + sign conversion mode, $t_r = t_f = 3$ ns, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, $R_S = 25\Omega$, source impedance for $V_{REF} + and V_{REF} - \leq 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. Bold-face limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Note 17)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t _{HPU}	Hardware Power-Up Time, Time from		140	250	µs (max)
	PD Falling Edge to EOC Rising Edge				
t _{SPU}	Software Power-Up Time, Time from				
	Serial Data Clock Falling Edge to		140	250	µs (max)

AC Electrical Characteristics (Continued)

LTM 4000 Apt 4pt in the sign conversion mode, $t_r = t_f = 3 \text{ ns}$, $f_{CK} = f_{SK} = 8 \text{ MHz}$ for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5 \text{ MHz}$ for the ADC12032, ADC12032, ADC12032, ADC12032, ADC12033, $R_S = 25\Omega$, source impedance for V_{REF} and $V_{REF} = 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. Bold-face limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Note 17)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
	EOC Rising Edge				
t _{ACC}	Access Time Delay from		20	50	ns (max)
	CS Falling Edge to DO Data Valid				
t _{SET-UP}	Set-Up Time of CS Falling Edge to			30	ns (min)
	Serial Data Clock Rising Edge				
t _{DELAY}	Delay from SCLK Falling		0	5	ns (min)
	Edge to CS Falling Edge				
t _{1H} , t _{oH}	Delay from CS Rising Edge to	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	40	100	ns (max)
	DO TRI-STATE				
t _{HDI}	DI Hold Time from Serial Data		5	15	ns (min)
	Clock Rising Edge				
t _{SDI}	DI Set-Up Time from Serial Data		5	10	ns (min)
	Clock Rising Edge				
t _{HDO}	DO Hold Time from Serial Data	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	25	50	ns (max)
	Clock Falling Edge			5	ns (min)
t _{DDO}	Delay from Serial Data Clock		35	50	ns (max)
	Falling Edge to DO Data Valid				
t _{RDO}	DO Rise Time, TRI-STATE to High	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	10	30	ns (max)
	DO Rise Time, Low to High		10	30	ns (max)
t _{FDO}	DO Fall Time, TRI-STATE to Low	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	12	30	ns (max)
	DO Fall Time, High to Low		12	30	ns (max)
t _{CD}	Delay from CS Falling Edge		25	45	ns (max)
	to DOR Falling Edge				
t _{SD}	Delay from Serial Data Clock Falling		25	45	ns (max)
	Edge to DOR Rising Edge				
CIN	Capacitance of Logic Inputs		10		pF
C _{OUT}	Capacitance of Logic Outputs		20		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < GND$ or $V_{IN} > V_A$ + or V_D +), the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four.


Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_Jmax , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_Jmax - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_Jmax = 150^{\circ}$ C. The typical thermal resistance (θ_{JA}) of these parts when board mounted follow:

	Thermal
Part Number	Resistance
	θ_{JA}
ADC12H030CIWM, ADC12030CIWM	70°C/W
ADC12H032CIWM, ADC12032CIWM	64°C/W
ADC12H034CIN, ADC12034CIN	42°C/W
ADC12H034CIWM, ADC12034CIWM	57°C/W
ADC12H034CIMSA	97°C/W
ADC12H038CIWM, ADC12038CIWM	50°C/W

Note 5: The human body model is a 100 pF capacitor discharged through a 1.5 $k\Omega$ resistor into each pin.

Note : See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Sentected Under Data Book for other methods of soldering surface mount devices.

Note 7: Two on-chip diodes are tied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V_A + or 5V below GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage magnitude of selected or unselected analog input go above V_A + or below GND by more than 50 mV. As an example, if V_A + is 4.5 V_{DC} , full-scale input voltage must be \leq 4.55 V_{DC} to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that the V_A + and V_D + be connected together to the same power supply with separate bypass capacitors at each V⁺ pin.

Note 9: With the test condition for V_{REF} (V_{REF} - V_{REF}-) given as +4.096V, the 12-bit LSB is 1.0 mV and the 8-bit LSB is 16.0 mV.

Note 10: Typicals are at T_J = T_A = 25 $^\circ C$ and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see Figures 2, 3).

Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the worst-case value of the code transitions between 1 to 0 and 0 to +1 (see Figure 4).

Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.

Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together.

Note 16: Channel leakage current is measured after the channel selection.

Note 17: Timing specifications are tested at the TTL logic levels, $V_{IL} = 0.4V$ for a falling edge and $V_{IH} = 2.4V$ for a rising edge. TRI-STATE output voltage is forced to 1.4V.

Note 18: The ADC12030 family's self-calibration technique ensures linearity and offset errors as specified, but noise inherent in the self-calibration process will result in a maximum repeatability uncertainty of 0.2 LSB.

Note 19: If SCLK and CCLK are driven from the same clock source, then t_A is 6, 10, 18 or 34 clock periods minimum and maximum.

Note 20: The "12-Bit Conversion of Offset" and "12-Bit Conversion of Full-Scale" modes are intended to test the functionality of the device. Therefore, the output data from these modes are not an indication of the accuracy of a conversion result.







FIGURE 1. Transfer Characteristic













ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/AD032









Bipolar Spectral Response with 20 kHz Sine Wave Input




Bipolar Spectral Response with 50 kHz Sine Wave Input



Typical Dynamic Performance Characteristics The following curves apply for 12-bit + sign mo查询出4/140300Alioh, 4h供药过商rwise specified. (Continued)




Unipolar Signal-to-Noise + Distortion Ratio vs Input Signal Level





01135477

Unipolar Spectral Response with 20 kHz Sine Wave Input




Unipolar Signal-to-Noise Ratio vs Input Frequency 80 78 76






Unipolar Spectral Response with 1 kHz Sine Wave Input






Unipolar Spectral Response with 30 kHz Sine Wave Input



Unipolar Spectral Response with 10 kHz Sine Wave Input


Unipolar Signal-to-Noise + Distortion Ratio

vs Input Frequency





01135479


Unipolar Spectral Response with 40 kHz Sine Wave Input





10²





















Note: Hardware power up/down may occur at any time. If PD is high while a conversion is in progress that conversion will be corrupted and erroneous data will be stored in the output shift register.






Note: In order for all 9 bits of Status Information to be accessible, the last conversion programmed before Cycle N needs to have a resolution of 8 bits plus sign, 12 bits, 12 bits, 12 bits, 12 bits plus sign, or greater.







ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/AD0032

ithout Sign MS Fir	16 Bit SB 12 rst Bit 8	s 2 MSB	0	0	0				DB7	DB8	1000	DB10	0011		-			
MS	SB 12 rst Bit	MSB	10			MSB	10	9	8	7	6	5	4	3	2	1	LSB	
	rst Bit		10															
Fir		e	1 .0	9	8	7	6	5	4	3	2	1	LSB					
	8	5																
		MSB	6	5	4	3	2	1	LSB									
	Bit	s																
	16	LSB	1	2	3	4	5	6	7	8	9	10	MSB	0	0	0	0	
	Bit	s																
LS	SB 12	LSB	1	2	3	4	5	6	7	8	9	10	MSB					
Fir	rst Bit	s																
	8	LSB	1	2	3	4	5	6	MSB									
	Bit						-											
K = High or	Low sta	ie.		1	1			1			1	1					11	
									Multi	plexe	r Addre	essing						
			4		-	nnel A		sed				Input			plexer		Мос	le
MUX	(i	and A	ssignn	nent				Pol	arity						
Addre	SS		w	ith A/	DIN1	tied to	MUX	OUT1			Assignment			Channel				
						ied to								-	nment			
0 DI1 D	DI2 DI3	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	СН7 С	ом и	A/DIN1	A/DIN	_					
. L I	LLL	+	-								+	-	0	CH0	CH	1		
L	L H			+	-						+	-	0	CH2	CH	3		
LI	н L					+	-				+	-	0	CH4	CH	15		
LI	н н							+	-		+	-	0	CH6	CH	7	Differe	ntial
Н	LL	-	+								-	+	0	CH0	CH	1		
. н I	L Н			-	+						_	+	0	CH2	СН	3		
. н і	н L					-	+				_	+	0	CH4	СН	15		
ни	н н							-	+		_	+		CH6	СН	7		
L	LL	+								-	+	_	(CH0	СО	м		
L	∟∣н			+						_	+	_		CH2	co	м		
LI	н г					+				_	+	_		CH4	co			
	н н							+		_	+	_		CH6	со		Single-E	Ended
	LL		+							_	+	_		CH1	со		0	
	∟∣н				+					_	+	_		СНЗ	co			
	н г						+			_	+	_		CH5	со			
Н І	·· -						.		+	_	+	_		CH7	co			

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038

	020 4	1 / / /	/# 🗁 🤉	. .						xer Addres			
		1-4.1	1共心4	nalog C				d		Input		plexer	Mode
	MUX				Assig					arity		tput	
A	ddres	S		h A/DIN					Assig	Inment		nnel	
			-	d A/DIN								nment	
DI0	DI1	DI2	CH0	CH1	CH2	CI	-13	СОМ	A/DIN1	A/DIN2	MUXOUT1	MUXOUT	2
	L	L	+	-					+	-	CH0	CH1	
L	L	Н			+	-	-		+	-	CH2	CH3	Differentia
L	Н	L	-	+					-	+	CH0	CH1	
L	Н	Н			-		-		-	+	CH2	CH3	
н	L	L	+					-	+	-	CH0	СОМ	
н	L	Н			+			-	+	-	CH2	СОМ	Single-Endeo
н	Н	L		+				-	+	-	CH1	СОМ	
Н	н н н					-	F	-	+	-	CH3	COM	
				ТА	BLE 4.	ADC	12032	and A	DC12030	Multiplexer	Addressing		
			Ana	log Cha	nnel A	ddres	sed		A/D	Input	Multi	olexer	Mode
М	UX			and As					Pol	arity		tput	
Add	lress		with /	with A/DIN1 tied to MUXOUT1				nment	Cha	nnel			
			and A	A/DIN2 tied to MUXOUT2						Assignme			
DI0	DI1		CH0		CH1		CO	М	A/DIN1	A/DIN2	MUXOUT1 MUXO		2
L	L		+		_				+	_	CH0	CH1	Differentia
L									- +		СНО	CH1	
	1 11		_		+				-	+			
Н	L		+		+		_		- +	+	CH0 CH0	COM	Single-End
H Note:	L H ADC120	30 and A XOUT2 p	DC12H03	0 do not h	+		- IN2, MI		+	-		-	Single-Ende
H Note:	L H ADC120 and MU	XOUT2 p	DC12H03 ins.		+ ave A/DI		– IN2, MI TABL	.E 5. N	+ lode Progr	_ _ amming	CH0 CH1	COM	
H Note: ADC1	L H ADC120 and MU	XOUT2 p	DC12H03 ins.	DI2	+	DI4	– IN2, MI TABL DI5	.E 5. N DI6	+ lode Progr DI7	- - ramming Mode	CH0 CH1 Selected	COM	DO Format
H Note: ADC1 ADC1	L H ADC120 and MU 2038 2034	XOUT2 p	DC12H03 ins.		+ ave A/DI		– IN2, MI TABL	.E 5. N	+ lode Progr	- - ramming Mode	CH0 CH1	COM	DO Format next Conversion
H Note: ADC1 ADC1 ADC1	L H ADC120 and MU 2038 2034 2030	XOUT2 p DI0 DI0	DC12H03 ins. DI1 DI1	DI2	+ ave A/DI	DI4 DI3	– IN2, MI TABL DI5 DI4	.E 5. N DI6 DI5	+ lode Progr DI7 DI6	- - ramming Mode	CH0 CH1 Selected	COM	DO Format
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p	DC12H03 ins.	DI2	+ ave A/DI	DI4	– IN2, MI TABL DI5	.E 5. N DI6	+ lode Progr DI7	- - ramming Mode	CH0 CH1 Selected	COM	DO Format next Conversion
H Note: ADC1 ADC1 ADC1	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DI0 DI0 DI0	DC12H03 ins. DI1 DI1 DI1	DI2	+ ave A/DI DI3	DI4 DI3	– IN2, MI TABL DI5 DI4	E 5. N DI6 DI5 DI4	+ lode Progr DI7 DI6	- amming Mode (C	CH0 CH1 Selected	COM COM	DO Format next Conversion
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2,	DI2 DI2	+ ave A/DI DI3	DI4 DI3 DI2	– IN2, MI DI5 DI4 DI3	.E 5. N DI6 DI5	+ lode Progr DI7 DI6 DI5	amming Mode (C	CH0 CH1 Selected urrent)	COM COM (DO Format next Conversion Cycle) or 13 Bit MSB F
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2,	DI2 DI2 3 or Tab	+ ave A/DI DI3 ble 4 ble 4	DI4 DI3 DI2 L	– IN2, MI TABL DI5 DI4 DI3 L	E 5. M DI6 DI5 DI4 L	+ lode Progr DI7 DI6 DI5 L	amming Mode (C	CH0 CH1 Selected urrent)	COM COM ((12 16	DO Format next Conversion Cycle)
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal	+ ave A/DI DI3 ble 4 ble 4	DI4 DI3 DI2 L	– TABL DI5 DI4 DI3 L	E 5. M DI6 DI5 DI4 L L	+ DI7 DI6 DI5 L H	- camming Mode (C 12 Bit 12 Bit 8 Bit (CH0 CH1 Selected urrent) Conversion	COM COM (12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB F
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta See Ta L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, L	DI2 DI2 3 or Tal 3 or Tal 3 or Tal	+ DI3 ble 4 ble 4 ble 4 L	DI4 DI3 DI2 L L	– IN2, MI TABL DI5 DI4 DI3 L L L	E 5. N DI6 DI5 DI4 L L	+ DI7 DI6 DI5 L H	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversion	COM COM (12 16 8 cale 12	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 9 Bit MSB Fir
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO See Ta See Ta See Ta L See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal 3 or Tal L	+ ave A/DI DI3 ble 4 ble 4 ble 4 L ble 4	DI4 DI3 DI2 L L L	– IN2, MI TABL DI5 DI4 DI3 L L L	E 5. M DI6 DI5 DI4 L L H H	+ DI7 DI6 DI5 L H L H	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversion Conversion Sion of Full-Si	COM COM (12 16 8 cale 12 12	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 9 Bit MSB Fir or 13 Bit MSB F
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta See Ta See Ta See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, ables 2, ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal	+ DI3 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2	DI4 DI3 DI2 L L L L	– IN2, MU DI5 DI4 DI3 L L L L H	E 5. M DI6 DI5 DI4 L L H H H	+ lode Progr DI7 DI6 DI5 L H L H 1: L	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversion Conversion rsion of Full-So Conversion	COM COM (12 16 8 cale 12 12 12 16	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 9 Bit MSB Fir or 13 Bit MSB F or 13 Bit LSB F
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta See Ta See Ta See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, ables 2, ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal	+ DI3 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2	DI4 DI3 DI2 L L L L L L	- IN2, MU DI5 DI4 DI3 L L L L H H	E 5. M DI6 DI5 DI4 L L H H H L L	+ Iode Progr DI7 DI6 DI5 L L H I H I H I H I H I H I H I H I H I	- 	CH0 CH1 Selected urrent) Conversion Conversion rsion of Full-Si Conversion Conversion	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 13 Bit MSB Fir or 13 Bit LSB Fir or 17 Bit LSB Fir or 9 Bit LSB Fir
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta See Ta See Ta See Ta See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal	+ ave A/DI DI3 ble 4 ble 4 ble 4 ble 4 ble 4 ble 4 ble 4	DI4 DI3 DI2 L L L L L L L L	- IN2, MU DI5 DI4 DI3 L L L L L H H H	E 5. M DI6 DI5 DI4 L L H H L L L	+ Iode Progr DI7 DI6 DI5 L L H L H I L H I L H L L L L L L L L L	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversion Conversion rsion of Full-So Conversion Conversion Conversion	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 13 Bit MSB Fir or 13 Bit MSB Fir or 13 Bit LSB Fi or 13 Bit LSB Fi
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO DIO See Ta See Ta See Ta See Ta See Ta See Ta	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, ables 2, ables 2, ables 2, ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal	+ ave A/DI DI3 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2	DI4 DI3 DI2 L L L L L L L L L L	- IN2, MU DI5 DI4 DI3 L L L L L H H H H	E 5. M DI6 DI5 DI4 L L H H L L L H H H	+ lode Progr DI7 DI6 DI5 L H L H I H I L H I H I H H I H H H H H	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 13 Bit MSB Fir or 13 Bit LSB Fir or 13 Bit LSB Fir or 9 Bit LSB Fir or 13 Bit LSB Fir
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO See Ta See Ta See Ta See Ta See Ta See Ta See Ta L L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables 2, ables 2, ables 2, ables 2, ables 2, ables 2, ables 2, ables 2, ables 2,	DI2 DI2 3 or Tal 3 or Tal 2 or Tal 2 or Tal	+ ave A/DI DI3 DI4 DI5 DI6 4 DI6 A DI6 A DI6 A DI6 A DI6 A DI6 DI6 A DI6 DI6 A DI6 DI6 DI6 DI6 DI6 DI6 DI6 DI6	DI4 DI3 DI2 L L L L L L L L L L H	- IN2, MU DI5 DI4 DI3 L L L L L H H H H H	E 5. M DI6 DI5 DI4 L L H H L H H H H L	+ Iode Progr DI7 DI6 DI5 L H I H I L H I L H L H L L H L L H L L H L H	- 	CH0 CH1 Selected urrent) Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB Fir or 13 Bit MSB Fir or 13 Bit LSB Fir or 13 Bit LSB Fir or 9 Bit LSB Fir or 13 Bit LSB Fir or 13 Bit LSB Fir or 13 Bit LSB Fir
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO See Ta See Ta See Ta See Ta See Ta See Ta See Ta L See Ta L L L L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal L 1 L L L	+ ave A/DI DI3 DI2 DI2 DI2 DI2 DI2 DI2 DI2 DI2	DI4 DI3 DI2 L L L L L L L L L L H H	- TABL DI5 DI4 DI3 L L L L L H H H H H L L	E 5. M DI6 DI5 DI4 L L H H L H H L L L L	+	- 	CH0 CH1 Selected urrent) Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion Conversion	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB F or 13 Bit MSB Fir or 13 Bit LSB Fir
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DI0 DI0 See Ta See Ta See Ta See Ta See Ta See Ta L See Ta L L L L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal L L L L L	+ ave A/DI ble 4 ble 4	DI4 DI3 DI2 L L L L L L L L L L H H H	- TABL DI5 DI4 DI3 L L L L H H H H H L L	E 5. N DI6 DI5 DI4 L H H L H H H L L H	+	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversi	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 13 Bit MSB Fir or 13 Bit MSB Fir or 13 Bit LSB Fir No Change No Change
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO See Ta See Ta See Ta See Ta See Ta L L L L L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 1 L 1 L L L L	+ ave A/DI DI3 DI3 DI4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 2 DI6 2 DI6 DI7 DI7 DI7 DI7 DI7 DI7 DI7 DI7 DI7 DI7	DI4 DI3 DI2 L L L L L L L L L L H H H H	- IN2, MU DI5 DI4 DI3 L L L L L H H H H H H L L L	E 5. M DI6 DI5 DI4 L L H H H H H L H H H H H H	+	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversi	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB F or 9 Bit MSB Fir or 13 Bit LSB F or 13 Bit LSB F or 13 Bit LSB F or 9 Bit LSB Fir or 13 Bit LSB F or 9 Bit LSB F or 13 Bit LSB F or 13 Bit LSB F No Change No Change No Change
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO See 72 See 72 See 72 See 72 See 72 See 72 See 72 See 72 L L L L L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 1 L 1 L L L L L L L	+ ave A/DI DI3 DI4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 4 DI6 2 DI6 DI6 2 DI6 DI6 DI6 DI6 DI6 DI6 DI6 DI6 DI6 DI6	DI4 DI3 DI2 L L L L L L L L L L L H L H H H H H	- IN2, MU DI5 DI4 DI3 L L L L H H H H H H H L L L L L L	E 5. M DI6 DI5 DI4 L L H H L H H L H H L H H L L H L L	+	- amming Mode (C 12 Bit 12 Bit 12 Bit 2 Bit Conve 12 Bit Conve 13 Bit Conve 14 Bit Conve 15 Bit Conve 15 Bit Conve 16 Bit Conve 17 Bit Conve 18 Bit Conve 19 Dit	CH0 CH1 Selected urrent) Conversion Conversi	COM COM (12 16 8 cale 12 12 16 8 cale 12 16 8	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB F or 13 Bit MSB F or 13 Bit MSB F or 13 Bit LSB Fin or 13 Bit MSB Fin or 13
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DI0 DI0 See Ta See Ta See Ta See Ta See Ta See Ta See Ta L See Ta L L L L L L	DC12H03 ins. DI1 DI1 DI1 dbles 2, ables	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 1 U U L L L L L L L L L	+ ave A/DI ble 4 ble 4 b	DI4 DI3 DI2 L L L L L L L L L H C H H H H H H H	- IN2, MU DI5 DI4 DI3 L L L L L H H H H L L L L H H	E 5. M DI6 DI5 DI4 L L H H L H H L L H H H L L L L L L	+	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversi	COM COM (12 16 8 cale 12 12 16 8 cale 12 12 16 8 cale 12 12 12 16 8 cale 12 12 16 16 8 cale 12 12 12 16 16 16 12 12 12 16 16 12 12 16 16 16 16 12 12 12 16 16 16 16 12 12 16 16 16 16 16 16 16 16 16 16 16 16 16	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB F or 13 Bit MSB Fir or 13 Bit LSB Fir or 14 Bit LSB Fir or 15 Bit LSB Fir or 15 Bit LSB Fir or 15 Bit LSB Fir or 16 Change No Change No Change
H Note: ADC1 ADC1 ADC1 an	L H ADC120 and MU 2038 2034 2030 d	XOUT2 p DIO DIO See Ta See Ta See Ta See Ta See Ta See Ta See Ta L L L L L L L L L L L L L L L	DC12H03 ins. DI1 DI1 DI1 ables 2, ables	DI2 DI2 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 3 or Tal 1 U U U U U U U U U U U U U U U U U U U	+ ave A/DI ble 4 ble 4 b	DI4 DI3 DI2 L L L L L L L L L L H H H H H H H H H	- TABL DI5 DI4 DI3 L L L L L H H H H L L L L L H H H H H	E 5. N DI6 DI5 DI4 L H H H L L H H H L L L L	+	- - - - - - - - - - - - - - - - - - -	CH0 CH1 Selected urrent) Conversion Conversi	COM COM COM (12 16 8 cale 12 12 16 8 cale 12 12 16 8 cale 12 12 16 8 cale 12 12 16 8 cale 12 12 10 16 8 cale 12 12 10 16 8 cale 12 12 16 16 16 10 10 10 10 10 10 10 10 10 10 10 10 10	DO Format next Conversion Cycle) or 13 Bit MSB F or 17 Bit MSB F or 13 Bit MSB F or 13 Bit MSB F or 13 Bit LSB Fir or 13 Bit LSB Fir No Change No Change No Change No Change No Change

ADC 22038) RI L4	10421 市	DH3 DI4	DI5	DI6	DI7	Mode Sel	ected	DO	Format		
ADC12034	DIO	DI1	DI2	DI	DI4	DI5	DI6	(Curre	nt)	(next C	Conversion		
ADC12030										C	ycle)		
and	DIO	DI1		DI2	DI3	DI4	DI5						
ADC12032													
	н	Н	L	L H	н	н	L Acquisi	tion Time-3	4 CCLK Cyc	les No	Change		
	L	L	L	L H	н	н	Н	User Mo	ode	No	Change		
	Н	Х	Х	ХН	н	н	Н	Test Mo	de	No	Change		
							(CH1-0	CH7 become	uts)	e e e e e e e e e e e e e e e e e e e			
Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode. X = Don't Care													
x = Don't Ca	re												
			TA	BLE 6. Co	nversi	on/Rea	d Data Only I	Mode Progra	mming				
	[CS	CONV	PD			М	ode					
	ŀ	L	L	L									
	-	L	Н	L	Re	ad Only	/ (Previous DC) Format). No	Conversion				
	-	Н	Х	L				dle					
	ŀ	Х	Х	н			Powe	Power Down					
	L)	<pre>< = Don'</pre>	t Care	1 1									
					ТА	BLE 7.	Status Regis	ter					
						DB3	DB4	DB5	DB6	DB7	DB8		
Status Bit	DB0		DB1										
Status Bit Location	DB0		DB1	DB2		000							
Location	DB0 PU		DB1 PD	DB2 Cal		3 or 9	12 or 13	16 or 17	Sign	Justification	_		
Location		Devi		Cal		_		16 or 17	Sign Format Sta		_		
Location			PD	Cal	8 	3 or 9		16 or 17			_		
Location	PU	"Hi	PD ice Statu	Cal	"Hi	3 or 9	12 or 13	16 or 17 DO Output "High"	Format Sta	tus	Test Mode		
Location	PU "High"	"Hi a ind	PD ice Statu	Cal Is "High"	"Hig ind	3 or 9 gh"	12 or 13 "High"	16 or 17 DO Output "High"	Format Sta	tus When "High"	Test Mode		
Location	PU "High" indicates	a ind p Po	PD ice Statu igh" licates a	Cal IS "High" indicates	"Hi ind an	3 or 9 gh" icates	12 or 13 "High" indicates a	16 or 17 DO Output "High" indicates a	Format Sta "High" indicates	tus When "High" the	Test Mode When "High the device i in test mode		
Location Status Bit	PU "High" indicates Power U	a ind p Po e Do	PD ice Statu igh" licates a wer	Cal IS "High" indicates an	"Hi ind an bit	3 or 9 gh" icates 8 or 9	12 or 13 "High" indicates a 12 or 13	16 or 17 DO Output "High" indicates a 16 or 17	Format Sta "High" indicates that the	tus When "High" the conversion	Test Mode When "High the device i in test mode When "Low		
Location	PU "High" indicates Power U Sequence	a inc p Po e Do Se	PD ice Statu igh" licates a wer wwn quence	Cal Is "High" indicates an Auto-Cal	"Hi ind an bit	3 or 9 gh" icates 8 or 9	12 or 13 "High" indicates a 12 or 13	16 or 17 DO Output "High" indicates a 16 or 17	Format Sta "High" indicates that the sign bit is	tus When "High" the conversion result will be	Test Mode When "High the device i in test mode When "Low		
Location Status Bit	PU "High" indicates Power U Sequenc is in	a ind p Po e Do Se is i	PD ice Statu igh" licates a wer wwn quence	Cal Is "High" indicates an Auto-Cal Sequence	"Hi ind an bit	3 or 9 gh" icates 8 or 9	12 or 13 "High" indicates a 12 or 13	16 or 17 DO Output "High" indicates a 16 or 17	Format Sta "High" indicates that the sign bit is included.	tus When "High" the conversion result will be output MSB	Test Mode When "High the device i in test mode When "Low the device i		
Location Status Bit	PU "High" indicates Power U Sequenc is in	a ind p Po e Do Se is i	PD ice Statu igh" licates a wer wn quence in	Cal IS "High" indicates an Auto-Cal Sequenc is in	"Hi ind an bit	3 or 9 gh" icates 8 or 9	12 or 13 "High" indicates a 12 or 13	16 or 17 DO Output "High" indicates a 16 or 17	Format Sta "High" indicates that the sign bit is included. When	tus When "High" the conversion result will be output MSB first. When	Test Mode When "High the device i in test mode When "Low the device i in user		
Location Status Bit	PU "High" indicates Power U Sequenc is in	a ind p Po e Do Se is i	PD ice Statu igh" licates a wer wn quence in	Cal IS "High" indicates an Auto-Cal Sequenc is in	"Hi ind an bit	3 or 9 gh" icates 8 or 9	12 or 13 "High" indicates a 12 or 13	16 or 17 DO Output "High" indicates a 16 or 17	Format Sta "High" indicates that the sign bit is included. When "Low" the	tus When "High" the conversion result will be output MSB first. When "Low" the	Test Mode When "High the device i in test mode When "Low" the device i in user		

Application Hints

1.0 DIGITAL INTERFACE

1.1 Interface Concepts

The example in *Figure 7* shows a typical sequence of events after the power is applied to the ADC12030/2/4/8:




FIGURE 7. Typical Power Supply Power Up Sequence

The first instruction input to the A/D via DI initiates Auto Cal. The data output on DO at that time is meaningless and is completely random. To determine whether the Auto Cal has been completed, a read status instruction is issued to the A/D. Again the data output at that time has no significance since the Auto Cal procedure modifies the data in the output shift register. To retrieve the status information, an additional read status instruction is issued to the A/D. At this time the status data is available on DO. If the Cal signal in the status word, is low Auto Cal has been completed. Therefore, the next instruction issued can start a conversion. The data output at this time is again status information. To keep noise from corrupting the A/D conversion, status can not be read during a conversion. If \overline{CS} is strobed and is brought low during a conversion, that conversion is prematurely ended. EOC can be used to determine the end of a conversion or the A/D controller can keep track in software of when it would be appropriate to communicate to the A/D again. Once it has been determined that the A/D has completed a conversion, another instruction can be transmitted to the A/D. The data from this conversion can be accessed when the next instruction is issued to the A/D.

Note, when $\overline{\text{CS}}$ is low continuously it is important to transmit the exact number of SCLK cycles, as shown in the timing diagrams. Not doing so will desynchronize the serial communication to the A/D. (See Section 1.3.)

The configuration of the ADC12030/2/4/8 on power up defaults to 12-bit plus sign resolution, 12- or 13-bit MSB First, 10 CCLK acquisition time, user mode, no Auto Cal, no Auto Zero, and power up mode. Changing the aquisition time and turning the sign bit on and off requires an 8-bit instruction to be issued to the ADC. This instruction will not start a conversion. The instructions that select a multiplexer address and format the output data do start a conversion. *Figure 8* describes an example of changing the configuration of the ADC12030/2/4/8.

During I/O sequence 1, the instruction on DI configures the ADC12030/2/4/8 to do a conversion with 12-bit +sign resolution. Notice that when the 6 CCLK Acquisition and Data Out without Sign instructions are issued to the ADC, I/O sequences 2 and 3, a new conversion is not started. The data output during these instructions is from conversion N which was started during I/O sequence 1. The Configuration Modification timing diagram describes in detail the sequence of events necessary for a Data Out without Sign, Data Out with Sign, or 6/10/18/34 CCLK Acquisition time mode selection. Table 5 describes the actual data necessary to be input to the ADC to accomplish this configuration modification. The next instruction, shown in Figure 8, issued to the A/D starts conversion N+1 with 8 bits of resolution formatted MSB first. Again the data output during this I/O cycle is the data from conversion N.

The number of SCLKs applied to the A/D during any conversion I/O sequence should vary in accord with the data out word format chosen during the previous conversion I/O sequence. The various formats and resolutions available are shown in *Table 1*. In *Figure 8*, since 8-bit without sign MSB first format was chosen during I/O sequence 4, the number of SCLKs required during I/O sequence 5 is 8. In the following I/O sequence the format changes to 12-bit without sign MSB first; therefore the number of SCLKs required during I/O sequence 6 changes accordingly to 12.

1.3 CS Low Continuously Considerations

When \overline{CS} is continuously low, it is important to transmit the exact number of SCLK pulses that the ADC expects. Not doing so will desynchronize the serial communications to the ADC. When the supply power is first applied to the ADC, it will expect to see 13 SCLK pulses for each I/O transmission. The number of SCLK pulses that the ADC expects to see is the same as the digital output word length. The digital output word length is controlled by the Data Out (DO) format. The DO format maybe changed any time a conversion is started or when the sign bit is turned on or off. The table below details out the number of clock periods required for different DO formats:

DO Format		Number of SCLKs Expected
8-Bit MSB or LSB First	SIGN OFF	8
	SIGN ON	9
12-Bit MSB or LSB First	SIGN OFF	12
	SIGN ON	13
16-Bit MSB or LSB first	SIGN OFF	16
	SIGN ON	17

If erroneous SCLK pulses desynchronize the communications, the simplest way to recover is by cycling the power supply to the device. Not being able to easily resynchronize the device is a shortcoming of leaving \overline{CS} low continuously.

The number of clock pulses required for an I/O exchange may be different for the case when \overline{CS} is left low continuously vs the case when \overline{CS} is cycled. Take the I/O sequence detailed in *Figure 7* (Typical Power Supply Sequence) as an example. The table below lists the number of SCLK pulses required for each instruction:

Instruction	CS Low	CS Strobed
	Continuously	
Auto Cal	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 1	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 2	13 SCLKs	13 SCLKs

1.4 Analog Input Channel Selection


The data input on DI also selects the channel configuration for a particular A/D conversion (see *Tables 2, 3, 4* and *Table 5*). In *Figure 8* the only times when the channel configuration could be modified would be during I/O sequences 1, 4, 5 and 6. Input channels are reselected before the start of each new conversion. Shown below is the data bit stream required on DI, during I/O sequence number 4 in *Figure 8*, to set CH1 as the positive input and CH0 as the negative input for the different versions of ADCs:

Part				DID	Data			
Number	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
ADC12H030	L	Н	L	L	Н	L	Х	Х
ADC12030								
ADC12H032	L	Н	L	L	Н	L	Х	Х
ADC12032								
ADC12H034	L	Н	L	L	L	н	L	Х
ADC12034								
ADC12H038	L	Н	L	L	L	L	н	L
ADC12038								

Where X can be a logic high (H) or low (L).

1.5 Power Up/Down

The ADC may be powered down at any time by taking the PD pin HIGH or by the instruction input on DI (see Tables 5. 6, and the Power Up/Down timing diagrams). When the ADC is powered down in this way, the circuitry necessary for an A/D conversion is deactivated. The circuitry necessary for digital I/O is kept active. Hardware power up/down is controlled by the state of the PD pin. Software power-up/down is controlled by the instruction issued to the ADC. If a software power up instruction is issued to the ADC while a hardware power down is in effect (PD pin high) the device will remain in the power-down state. If a software power down instruction is issued to the ADC while a hardware power up is in effect (PD pin low), the device will power down. When the device is powered down by software, it may be powered up by either issuing a software power up instruction or by taking PD pin high and then low. If the power down command is issued during an A/D conversion, that conversion is disrupted. Therefore, the data output after power up cannot be relied upon.





1.6 User Mode and Test Mode

An instruction may be issued to the ADC to put it into test mode. Test mode is used by the manufacturer to verify complete functionality of the device. During test mode CH0-CH7 become active outputs. If the device is inadvertently put into the test mode with \overline{CS} continuously low, the serial communications may be desynchronized. Synchronization may be regained by cycling the power supply voltage to the device. Cycling the power supply voltage will also set the device into user mode. If CS is used in the serial interface, the ADC may be queried to see what mode it is in. This is done by issuing a "read STATUS register" instruction to the ADC. When bit 9 of the status register is high, the ADC is in test mode; when bit 9 is low the ADC, is in user mode. As an alternative to cycling the power supply, an instruction seguence may be used to return the device to user mode. This instruction sequence must be issued to the ADC using \overline{CS} . The following table lists the instructions required to return the device to user mode:

Instruction				DI	Data			
	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
TEST MODE	Н	Х	X	Х	н	Н	н	н
Reset	L	L	L	L	Н	Н	Н	L
Test Mode	L	L	L	L	Н	L	н	L
Instructions	L	L	L	L	Н	L	н	н
USER MODE	L	L	L	L	Н	Н	н	н
Power Up	L	L	L	L	Н	L	Н	L
Set DO with	Н							
or without	or	L	L	L	н	н	L	н
Sign	L							
Set	Н	Н						
Acquisition	or	or	L	L	н	н	н	L
Time	L	L						
Start	Н	н	н	Н		Н	н	н
а	or	or	or	or	L	or	or	or
Conversion	L	L	L	L		L	L	L
X - Don't Care			•			•		•

X = Don't Care


After returning to user mode with the user mode instruction the power up, data with or without sign, and acquisition time instructions need to be resent to ensure that the ADC is in the required state before a conversion is started.

1.7 Reading the Data Without Starting a Conversion

The data from a particular conversion may be accessed without starting a new conversion by ensuring that the $\overrightarrow{\text{CONV}}$ line is taken high during the I/O sequence. See the Read Data timing diagrams. *Table 6* describes the operation of the $\overrightarrow{\text{CONV}}$ pin.

2.0 DESCRIPTION OF THE ANALOG MULTIPLEXER


For the ADC12038, the analog input multiplexer can be configured with 4 differential channels or 8 single ended channels with the COM input as the zero reference or any combination thereof (see *Figure 9*). The difference between the voltages on the V_{REF}^+ and V_{REF}^- pins determines the input voltage span (V_{REF}^+). The analog input voltage range is 0 to V_A^+ . Negative digital output codes result when $V_{\text{IN}}^- > V_{\text{IN}}^+$. The actual voltage at V_{IN}^- or V_{IN}^+ cannot go below AGND.



Application Hints (Continued)

Approvention and Approvention of the MUX-列"LM4030AI-4.1"供应商 OFF-CH4, and CH6-can be assigned to the MUX-OUT1 pin in the differential configuration, while CH1, CH3, CH5, and CH7 can be assigned to the MUXOUT2 pin. In the differential configuration, the analog inputs are paired as follows: CH0 with CH1, CH2 with CH3, CH4 with CH5 and CH6 with CH7. The A/DIN1 and A/DIN2 pins can be assigned positive or negative polarity.

With the single-ended multiplexer configuration CH0 through CH7 can be assigned to the MUXOUT1 pin. The COM pin is always assigned to the MUXOUT2 pin. A/DIN1 is assigned as the positve input; A/DIN2 is assigned as the negative input. (See Figure 10).







FIGURE 10.

The Multiplexer assignment tables for the ADC12030,2,4,8 (Tables 2, 3, 4) summarize the aforementioned functions for the different versions of A/Ds.

2.1 Biasing for Various Multiplexer Configurations

Figure 11 is an example of biasing the device for single-ended operation. The sign bit is always low. The digital output range is 0 0000 0000 0000 to 0 1111 1111 1111. One LSB is equal to 1 mV (4.1V/4096 LSBs).



Application Hints (Continued) For 53 - 14030AI-4.1"供应商, the biasing circuit

For pseudo-oliterential signed operation, the blasing circuit shown in *Figure 12* shows a signal AC coupled to the ADC. This gives a digital output range of -4096 to +4095. With a 2.5V reference, as shown, 1 LSB is equal to 610 μ V. Although, the ADC is not production tested with a 2.5V reference, linearity error typically will not change more than 0.1 LSB (see the curves in the Typical Electrical Characteristics Section). With the ADC set to an acquisition time of 10 clock periods, the input biasing resistor needs to be 600Ω or less. Notice though that the input coupling capacitor needs to be made fairly large to bring down the high pass corner. Increasing the acquisition time to 34 clock periods (with a 5 MHz CCLK frequency) would allow the 600Ω to increase to 6k, which with a 1 μF coupling capacitor would set the high pass corner at 26 Hz. Increasing R, to 6k would allow R₂ to be 2k.





FIGURE 12. Pseudo-Differential Biasing with the Signal Source AC Coupled Directly into the ADC

An alternative method for biasing pseudo-differential operation is to use the +2.5V from the LM4040 to bias any amplifier circuits driving the ADC as shown in *Figure 13*. The value of the resistor pull-up biasing the LM4040-2.5 will depend upon the current required by the op amp biasing circuitry.


In the circuit of *Figure 13* some voltage range is lost since the amplifier will not be able to swing to +5V and GND with a single +5V supply. Using an adjustable version of the


LM4041 to set the full scale voltage at exactly 2.048V and a lower grade LM4040D-2.5 to bias up everything to 2.5V as shown in *Figure 14* will allow the use of all the ADC's digital output range of -4096 to +4095 while leaving plenty of head room for the amplifier.

Fully differential operation is shown in *Figure 15*. One LSB for this case is equal to (4.1V/4096) = 1 mV.




Application Hints (Continued) 查询"LM4030AI-4.1"供应商





3.0 REFERENCE VOLTAGE

The difference in the voltages applied to the V_{REF}⁺ and V_{REF}⁻ defines the analog input span (the difference between the voltage applied between two multiplexer inputs or the voltage applied to one of the multiplexer inputs and analog ground), over which 4095 positive and 4096 negative codes exist. The voltage sources driving V_{REF}⁺ or V_{REF}⁻ must have very low output impedance and noise. The circuit in *Figure 16* is an example of a very stable reference appropriate for use with the device.



*Tantalum

FIGURE 16. Low Drift Extremely Stable Reference Circuit

The ADC 12030/2/4/8 can be used in either ratiometric or absolute reference applications. In ratiometric systems, the analog input voltage is proportional to the voltage used for the ADC's reference voltage. When this voltage is the system power supply, the V_{REF}^+ pin is connected to V_A^+ and V_{REF}^- is connected to ground. This technique relaxes the system reference stability requirements because the analog input voltage and the ADC reference voltage move together. This maintains the same output code for given input voltage

varies between very specific voltage limits, a time and temperature stable voltage source can be connected to the reference inputs. Typically, the reference voltage's magnitude will require an initial adjustment to null reference voltage induced full-scale errors.

Below are recommended references along with some key specifications.

Part Number	Output Voltage	Temperature Coefficient
	Tolerance	
LM4041CI-Adj	±0.5%	±100ppm/°C
LM4040AI-4.1	±0.1%	±100ppm/°C
LM4120AI-4.1	±0.2%	±50ppm/°C
LM4121AI-4.1	±0.2%	±50ppm/°C
LM4050AI-4.1	±0.1	±50ppm/°C
LM4030AI-4.1	±0.05%	±10ppm/°C
LM4031AI	±2.2	±26ppm/°C
LM4031AC	±0.4	±46ppm/°C
LM4140AC-4.1	±0.1%	±3.0ppm/°C
Circuit of Figure 16	Adjustable	±2ppm/°C

The reference voltage inputs are not fully differential. The ADC12030/2/4/8 will not generate correct conversions or comparisons if V_{REF}^+ is taken below V_{REF}^- . Correct conversions result when V_{REF}^+ and V_{REF}^- differ by 1V and remain, at all times, between ground and V_A^+ . The V_{REF} common mode range, $(V_{REF}^+ + V_{REF}^-)/2$ is restricted to $(0.1 \times V_A^+)$ to $(0.6 \times V_A^+)$. Therefore, with $V_A^+ = 5V$ the center of the reference ladder should not go below 0.5V or above 3.0V. *Figure 17* is a graphic representation of the voltage restrictions on V_{REF}^+ and V_{REF}^- .




FIGURE 17. V_{REF} Operating Range

4.0 ANALOG INPUT VOLTAGE RANGE

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/AD032

The ADC12030/2/4/8's fully differential ADC generate a two's complement output that is found by using the equations shown below:

for (12-bit) resolution the Output Code =

$$\frac{(V_{IN}^{+} - V_{IN}^{-})}{(V_{REF}^{+} - V_{REF}^{-})}$$

for (8-bit) resolution the Output Code =

$$\frac{(V_{\rm IN}^{+} - V_{\rm IN}^{-})}{(V_{\rm REF}^{+} - V_{\rm REF}^{-})}$$

Round off to the nearest integer value between -4096 to 4095 for 12-bit resolution and between -256 to 255 for 8-bit resolution if the result of the above equation is not a whole number.

Examples are shown in the table below:

V _{REF} ⁺	V _{REF} -	V _{IN} ⁺	V _{IN} ⁻	Digital Output Code
+2.5V	+1V	+1.5V	0V	0,1111,1111,1111
+4.096V	0V	+3V	0V	0,1011,1011,1000
+4.096V	0V	+2.499V	+2.500V	1,1111,1111,1111
+4.096V	0V	0V	+4.096V	1,0000,0000,0000

5.0 INPUT CURRENT

At the start of the acquisition window (t_A) a charging current flows into or out of the analog input pins (A/DIN1 and A/DIN2) depending on the input voltage polarity. The analog input pins are CH0–CH7 and COM when A/DIN1 is tied to MUXOUT1 and A/DIN2 is tied to MUXOUT2. The peak value of this input current will depend on the actual input voltage

applied, the source impedance and the internal multiplexer switch on resistance. With MUXOUT1 tied to A/DIN1 and MUXOUT2 tied to A/DIN2 the internal multiplexer switch on resistance is typically 1.6 k Ω . The A/DIN1 and A/DIN2 mux on resistance is typically 750 Ω .

6.0 INPUT SOURCE RESISTANCE

For low impedance voltage sources (<600 Ω), the input charging current will decay, before the end of the S/H's acquisition time of 2 µs (10 CCLK periods with f_C = 5 MHz), to a value that will not introduce any conversion errors. For high source impedances, the S/H's acquisition time can be increased to 18 or 34 CCLK periods. For less ADC resolution and/or slower CCLK frequencies the S/H's acquisition time may be decreased to 6 CCLK periods. To determine the number of clock periods (N_c) required for the acquisition time with a specific source impedance for the various resolutions the following equations can be used:

- 12 Bit + Sign $N_C = [R_S + 2.3] \times f_C \times 0.824$
- 8 Bit + Sign $N_C = [R_S + 2.3] \times f_C \times 0.57$

Where $f_{\rm C}$ is the conversion clock (CCLK) frequency in MHz and ${\rm R}_{\rm S}$ is the external source resistance in ${\rm k}\Omega.$ As an example, operating with a resolution of 12 Bits+sign, a 5 MHz clock frequency and maximum acquisiton time of 34 conversion clock periods the ADC's analog inputs can handle a source impedance as high as 6 ${\rm k}\Omega.$ The acquisition time may also be extended to compensate for the settling or response time of external circuitry connected between the MUXOUT and A/DIN pins.

The acquisition time t_A is started by a falling edge of SCLK and ended by a rising edge of CCLK (see timing diagrams). If SCLK and CCLK are asynchronous one extra CCLK clock period may be inserted into the programmed acquisition time for synchronization. Therefore with asnychronous SCLK and CCLKs the acquisition time will change from conversion to conversion.

7.0 INPUT BYPASS CAPACITANCE

External capacitors (0.01 $\mu\text{F}-0.1~\mu\text{F})$ can be connected between the analog input pins, CH0–CH7, and analog ground to filter any noise caused by inductive pickup associated with long input leads. These capacitors will not degrade the conversion accuracy.

8.0 NOISE

The leads to each of the analog multiplexer input pins should be kept as short as possible. This will minimize input noise and clock frequency coupling that can cause conversion errors. Input filtering can be used to reduce the effects of the noise sources.

9.0 POWER SUPPLIES


Noise spikes on the V_A⁺ and V_D⁺ supply lines can cause conversion errors; the comparator will respond to the noise. The ADC is especially sensitive to any power supply spikes that occur during the auto-zero or linearity correction. The minimum power supply bypassing capacitors recommended are low inductance tantalum capacitors of 10 μ F or greater paralleled with 0.1 μ F monolithic ceramic capacitors. More or different bypassing may be necessary depending on the overall system requirements. Separate bypass capacitors should be used for the V_A⁺ and V_D⁺ supplies and placed as close as possible to these pins.

Application Hints (Continued) 10.查询问从4030AI-4.1"供应商

The ADC12030/2/4/8's performance can be maximized through proper grounding techniques. These include the use of separate analog and digital ground planes. The digital ground plane is placed under all components that handle digital signals, while the analog ground plane is placed under all components that handle analog ground planes. The digital and analog ground planes are connected together at only one

point, either the power supply ground or at the pins of the ADC. This greatly reduces the occurence of ground loops and noise.

Shown in *Figure 18* is the ideal ground plane layout for the ADC12038 along with ideal placement of the bypass capacitors. The circuit board layout shown in *Figure 18* uses three bypass capacitors: 0.01 μ F (C1) and 0.1 μ F (C2) surface mount capacitors and 10 μ F (C3) tantalum capacitor.



01135443

FIGURE 18. Ideal Ground Plane

11.0 CLOCK SIGNAL LINE ISOLATION

The ADC12030/2/4/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible from the conductors that carry the clock signals to the CCLK and SCLK pins. Ground traces parallel to the clock signal traces can be used on printed circuit boards to reduce clock signal interference on the analog input/output pins.

12.0 THE CALIBRATION CYCLE

A calibration cycle needs to be started after the power supplies, reference, and clock have been given enough time to stabilize after initial turn-on. During the calibration cycle, correction values are determined for the offset voltage of the sampled data comparator and any linearity and gain errors. These values are stored in internal RAM and used during an analog-to-digital conversion to bring the overall full-scale, offset, and linearity errors down to the specified limits. Full-scale error typically changes ± 0.4 LSB over temperature and linearity error changes even less; therefore it should be necessary to go through the calibration cycle only once after power up if the Power Supply Voltage and the ambient temperature do not change significantly (see the curves in the Typical Performance Characteristics).

13.0 THE AUTO-ZERO CYCLE

To correct for any change in the zero (offset) error of the A/D, the auto-zero cycle can be used. It may be necessary to do an auto-zero cycle whenever the ambient temperature or the power supply voltage change significantly. (See the curves titled "Zero Error Change vs Ambient Temperature" and "Zero Error Change vs Supply Voltage" in the Typical Performance Characteristics.)

14.0 DYNAMIC PERFORMANCE

Many applications require the A/D converter to digitize AC signals, but the standard DC integral and differential nonlinearity specifications will not accurately predict the A/D converter's performance with AC input signals. The important specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise (S/N), signal-tonoise + distortion ratio (S/(N + D)), effective bits, full power bandwidth, aperture time and aperture jitter are quantitative measures of the A/D converter's capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. S/(N + D) and S/N are calculated from the resulting FFT data, and a spectral plot may also be obtained. Typical values for S/N

and the effective number of Bits (ENOB) is defined as:

同"LM4030AI-4,1"供应商 Electrical Characteristics, and spectral plots of S/(N + D) are included in the typical performance curves.

The A/D converter's noise and distortion levels will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. This can be seen in the S/(N + D) versus frequency curves.

Effective number of bits can also be useful in describing the A/D's noise performance. An ideal A/D converter will have some amount of quantization noise, determined by its resolution, which will yield an optimum S/N ratio given by the following equation:

S/N = (6.02 x n + 1.76) dB

where n is the A/D's resolution in bits.

S/(N + D) (or SINAD) is a combination of S/N (or SNR) and distortion and is considered to be an overall measure of an A/D converter performance. S/(N + D) is defined as:


SINAD = -20 * log
$$\sqrt{10^{\frac{-SNR}{10}} + 10^{\frac{THD}{10}}}$$

ENOB =
$$\frac{S/(N+D)(dB) - 1.76}{6.02}$$

As an example, this device with a differential signed 5V, 1 kHz sine wave input signal will typically have a S/(N + D) of 77 dB, which is equivalent to 12.5 effective bits.

15.0 AN RS232 SERIAL INTERFACE

Shown on the following page is a schematic for an RS232 interface to any IBM and compatible PCs. The DTR, RTS, and CTS RS232 signal lines are buffered via level translators and connected to the ADC12038's DI, SCLK, and DO pins, respectively. The D flip flop drives the \overline{CS} control line.



01135444

Note: V_A⁺, V_D⁺, and V_{BEF}⁺ on the ADC12038 each have 0.01 µF and 0.1 µF chip caps, and 10 µF tantalum caps. All logic devices are bypassed with 0.1 µF caps.

The assignment of the RS232 port is shown below

	B7	B6	B5	B4	B3	B2	B1	B0		
COM1	Input Address	3FE	Х	Х	Х	CTS	Х	Х	Х	Х
	Output Address	3FC	Х	Х	Х	0	Х	Х	RTS	DTR


A sample program, written in Microsoft QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the A/D. This can be found from the Mode Programming table shown earlier. The data should be entered in "1"s and "0"s as shown in the table with DIO first. Next the program prompts for the number of SCLKs required for the programmed mode select instruction. For instance, to send all "0"s to the A/D, selects CH0 as the +input, CH1 as


the -input, 12-bit conversion, and 13-bit MSB first data output format (if the sign bit was not turned off by a previous instruction). This would require 13 SCLK periods since the output data format is 13 bits. The part powers up with No Auto Cal, No Auto Zero, 10 CCLK Acquisition Time, 12-bit conversion, data out with sign, power up, 12- or 13-bit MSB first, and user mode. Auto Cal, Auto Zero, Power Up and


Application Hints (Continued)	FOR N=
查询"LM4030AI-4.1"供应商 Power Down instructions do not change these default se	Temp
tings. The following power up sequence should be followe	
1. Run the program	ELSE
2. Prior to responding to the prompt apply the power to the	he ^{END}
ADC12038	⇒DI
3. Respond to the program prompts	OUT
It is recommended that the first instruction issued to t	\Rightarrow INP() he IF
ADC12038 be Auto Cal (see Section 1.1).	DO
	EL
'variables DOL=Data Out word length, \Rightarrow DI=Data string for A/D DI input,	DO
 DI-Data string for A/D DI input, DO=A/D result string 	END
'SET CS# HIGH	\Rightarrow IF
OUT &H3FC, (&H2 OR INP (&H3FC)) 'se	
\Rightarrow RTS HIGH	OUT
OUT &H3FC, (&HFE AND INP(&H3FC)) 'se	at. ⇒DTR
\Rightarrow DTR LOW	OUT
OUT &H3FC, (&HFD AND INP(&H3FC)) 'se	\Rightarrow INP (
\Rightarrow RTS LOW	NEXT N
OUT &H3FC, (&HEF AND INP(&H3FC)) 'se	et IF DOL
\Rightarrow B4 low	FOR
10	OUT
LINE INPUT <“>DI data for ADC12038 (se	
\Rightarrow Mode Table on data sheet)"; DI\$	OUT
INPUT <“>ADC12038 output word length	\Rightarrow INP (
\Rightarrow (8,9,12,13,16 or 17)"; DOL	OUT
20	\Rightarrow INP (
'SET CS# HIGH	IF (
OUT &H3FC, (&H2 OR INP (&H3FC)) 'se	et DO ELSE
\Rightarrow RTS HIGH	Pa
OUT &H3FC, (&HFE AND INP(&H3FC)) 'se	END
\Rightarrow DTR LOW OUT &H3FC, (&HFD AND INP(&H3FC)) 'se	
\Rightarrow RTS LOW	END IF
SET CS# LOW	OUT
OUT &H3FC, (&H2 OR INP (&H3FC)) 'se	\Rightarrow INP (
\Rightarrow RTS HIGH	FOR N=
OUT &H3FC, (&H1 OR INP(&H3FC)) 'se	et NEXT N
\Rightarrow DTR HIGH	PRINT
OUT &H3FC, (&HFD AND INP(&H3FC)) 'se	et INPUT
\Rightarrow RTS LOW	\Rightarrow else
DO\$=	IF s\$=
\Rightarrow <“> "	'reset GOTO
\Rightarrow DO variable	ELSE
OUT &H3FC, (&H1 OR INP(&H3FC)) 'SE	
\Rightarrow DTR HIGH	END IF
OUT &H3FC, (&HFD AND	END
\Rightarrow INP(&H3FC)) 'SCLK low	

<pre>FOR N=1 TO 8 Temp\$=MID\$(DI\$,N,1) IF Temp\$=<“>0" THEN OUT &H3FC,(&H1 OR INP(&H3FC)) ELSE OUT &H3FC, (&HFE AND INP(&H3FC END IF ⇒ DI OUT &H3FC, (&H2 OR ⇒ INP(&H3FC))</pre>)) ′out
ELSE	
DO\$=DO\$+<“>1"	
END	
\Rightarrow IF (1)	input
\Rightarrow DO	
OUT &H3FC, (&H1 OR INP(&H3FC))	'SET
\Rightarrow DTR HIGH	
OUT &H3FC, (&HFD AND	
\Rightarrow INP(&H3FC)) 'SCLK low	
NEXT N	
IF DOL>8 THEN	
FOR N=9 TO DOL	
OUT &H3FC, (&H1 OR INP(&H3FC))	'SET
\Rightarrow DTR HIGH	
OUT &H3FC, (&HFD AND	
\Rightarrow INP(&H3FC)) 'SCLK low	
OUT &H3FC, (&H2 OR	
\Rightarrow INP(&H3FC)) 'SCLK high	
IF (INP(&H3FE) AND &H10)=&H10 THEN	
DO\$=DO\$+<“>0"	
ELSE	
DO\$=DO\$+<“>1"	
END IF	
NEXT N	
END IF	
OUT &H3FC, (&HFA AND	
\Rightarrow INP(&H3FC)) 'SCLK low and DI h	iqh
FOR N=1 TO 500	2
NEXT N	
PRINT DO\$	
INPUT <“>Enter <“>C" to con	vert
⇒else <“>RETURN" to alter DI dat	
IF s\$=<“>C" OR s\$=<“>c" THE	
et GOTO 20	
ELSE	
GOTO 10	
END IF	
END	

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038







查询"LM4030AI-4.1"供应商

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation Americas Email: support@nsc.com
 National Semiconductor Europe

 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com
 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

 www.national.com
 Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.