

M27C1024

1 Mbit (64Kb x16) UV EPROM and OTP EPROM

- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- FAST ACCESS TIME: 35ns
- LOW POWER CONSUMPTION:
 - Active Current 35mA at 5MHz
 - Standby Current 100μA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIME: 100µs/byte (typical)
- ELECTRONIC SIGNATUREManufacturer Code: 0020hDevice Code: 008Ch

DESCRIPTION

The M27C1024 is a 1 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage and is organized as 65,536 words of 16 bits.

The FDIP40W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For application where the content is programmed only one time and erasure is not required, the M27C1024 is offered in PDIP40, PLCC44 and TSOP40 (10 x 14mm) packages.

Table 1. Signal Names

A0-A15	Address Inputs			
Q0-Q15	Data Outputs			
Ē	Chip Enable			
G	Output Enable			
P	Program			
V _{PP}	Program Supply			
Vcc	Supply Voltage			
V _{SS}	Ground			






Figure 1. Logic Diagram




September 1998 1/15

Figure 2A. DIP Pin Connections




Warning: NC = Not Connected.

Figure 2C. TSOP Pin Connections



Warning: NC = Not Connected.

Figure 2B. LCC Pin Connections



Warning: NC = Not Connected.

DEVICE OPERATION

The modes of operations of the M27C1024 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for Vpp and 12V on A9 for Electronic Signature.

Read Mode

The M27C1024 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of toe from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

Standby Mode

The M27C1024 has a standby mode which reduces the active current from 35mA to $100\mu A$.

The M27C1024 is placed in the standby mode by applying a TTL high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature (3)	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2)	Input or Output Voltages (except A9)	–2 to 7	V
V _{CC}	Supply Voltage	–2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V
V_{PP}	Program Supply Voltage	-2 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

3. Depends on range.

Table 3. Operating Modes

Mode	Ē	G	P	A9	V _{PP}	Q0 - Q15
Read	V _{IL}	V _{IL}	V _{IH}	Х	V _{CC} or V _{SS}	Data Output
Output Disable	V _{IL}	V _{IH}	Х	Х	V _{CC} or V _{SS}	Hi-Z
Program	V _{IL}	Х	V _{IL} Pulse	Х	V_{PP}	Data Input
Verify	V _{IL}	V _{IL}	V _{IH}	Х	V_{PP}	Data Output
Program Inhibit	V _{IH}	Х	Х	Х	V_{PP}	Hi-Z
Standby	V _{IH}	Х	Х	Х	V _{CC} or V _{SS}	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{IH}	V _{ID}	V _{CC}	Codes

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$

Table 4. Electronic Signature

Identifier	Α0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V _{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	0	0	1	1	0	0	8Ch

Note: Outputs Q8-Q15 are set to '0'.

Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1) $(T_A = 25 \, {}^{\circ}\text{C}, f = 1 \, \text{MHz})$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\overline{\mathbb{E}}$. The magnitude of transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

Table 7. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \,^{\circ}\text{C}, -40 \text{ to } 85 \,^{\circ}\text{C}; -40 \text{ to } 105 \,^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \,^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μΑ
I_{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
I _{CC}	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		35	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
Icc2	Supply Current (Standby) CMOS	Ē > Vcc −0.2V		100	μΑ
I_{PP}	Program Current	$V_{PP} = V_{CC}$		100	μΑ
V_{IL}	Input Low Voltage		-0.3	0.8	V
$V_{IH}^{\ (2)}$	Input High Voltage		2	V _{CC} + 1	V
V_{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		V
V OH	Output High Voltage CMOS	I _{OH} = -100μA	V _{CC} - 0.7		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}.

2. Maximum DC voltage on Output is V_{CC} +0.5V.

Table 8A. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C}; -40 \text{ to } 105 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$

						M270	1024					
Symbol	Alt	Parameter	Test Condition	-35	-35 ⁽³⁾		-35 ⁽³⁾		-45 ⁽³⁾		-55 ⁽³⁾	
				Min	Max	Min	Max	Min	Max			
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		35		45		55	ns		
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		35		45		55	ns		
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_IL$		20		25		30	ns		
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	ns		
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns		
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns		

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}.
2. Sampled only, not 100% tested.
3. Speed obtained with High Speed AC measurement conditions.

Table 8B. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \, ^{\circ}\text{C}, -40 \text{ to } 85 \, ^{\circ}\text{C}; -40 \text{ to } 105 \, ^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \, ^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$

						M270	1024					
Symbol	Alt	Parameter	Test Condition	-70		-70		-80/-90		-10/-1 -15/-:		Unit
				Min	Max	Min	Max	Min	Max			
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		70		80		100	ns		
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		80		100	ns		
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		40		50	ns		
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	ns		
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns		
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns		

Notes: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously with or after VPP. 2. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 9. Programming Mode DC Characteristics (1)

 $(T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI}	Input Leakage Current	$0 \le V_{IN} \le V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
I _{PP}	Program Current	$\overline{E} = V_{IL}$		50	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	$I_{OH} = -400 \mu A$	2.4		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}.

Table 10. Programming Mode AC Characteristics (1)

 $(T_A = 25 \, ^{\circ}C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVPL}	t _{AS}	Address Valid to Program Low		2		μs
t _{QVPL}	t _{DS}	Input Valid to Program Low		2		μs
t _{VPHPL}	t _{VPS}	V _{PP} High to Program Low		2		μs
t _{VCHPL}	t _{VCS}	V _{CC} High to Program Low		2		μs
t _{ELPL}	t _{CES}	Chip Enable Low to Program Low		2		μs
t _{PLPH}	t _{PW}	Program Pulse Width		95	105	μs
t _{PHQX}	t _{DH}	Program High to Input Transition		2		μs
t _{QXGL}	toes	Input Transition to Output Enable Low		2		μs
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid			100	ns
t _{GHQZ} (2)	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns
t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}. 2. Sampled only, not 100% tested.




Figure 6. Programming and Verify Modes AC Waveforms

DEVICE OPERATION (cont'd)

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $0.1\mu F$ ceramic capacitor be used on every device between V_{CC} and V_{SS} . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7\mu F$ bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Programming

When delivered (and after each '1's erasure for UV EPROM), all bits of the M27C1024 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can


be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27C1024 is in the programming mode when V_{PP} input is at 12.75V, \bar{E} is at V_{IL} and \bar{P} is pulsed to V_{IL} . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be $6.25V\pm0.25V$.

PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows programming of the whole array with a guaranteed margin, in a typical time of 6.5 seconds. Programming with PRESTO II consists of applying a sequence of 100 µs program pulses to each word until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogrampulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

8/15

Figure 7. Programming Flowchart



Program Inhibit

Programming of multiple M27C1024s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27C1024 may be common. A TTL low level pulse applied to a M27C1024's \overline{P} input, with \overline{E} low and V_{PP} at 12.75V, will program that M27C1024. A high level \overline{E} input inhibits the other M27C1024s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{E} and \overline{G} at V_{IL} , \overline{P} at V_{IH} , V_{PP} at 12.75V and V_{CC} at 6.25V.

On-Board Programming

The M27C1024 can be directly programmed in the application circuit. See the relevant Application Note AN620.

Electronic Signature


The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C1024. To activate the ES mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 of the M27C1024 with VPP = Vcc = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Electronic Signature mode. Byte 0 (A0=V_{IL}) represents the manufacturer code and byte 1 (A0=VIH) the device identifier code. For the STMicroelectronics M27C1024, these two iden-tifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27C1024 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C1024 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C1024 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C1024 window to prevent unintentional erasure. The recommended erasure procedure for the M27C1024 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12000 \,\mu\text{W/cm}^2$ power rating. The M27C1024 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure

<u>577</u>

ORDERING INFORMATION SCHEME




Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

FDIP40W - 40	pin Ceramic	Frit-seal DIP,	with window
---------------------	-------------	----------------	-------------


Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
А3		3.89	4.50		0.153	0.177
В		0.41	0.56		0.016	0.022
B1	1.45	_	_	0.057	_	-
С		0.23	0.30		0.009	0.012
D		51.79	52.60		2.039	2.071
D2	48.26	_	_	1.900	_	_
Е	15.24	_	_	0.600	_	_
E1		13.06	13.36		0.514	0.526
е	2.54	_	_	0.100	_	-
eA	14.99	_	_	1.900	_	_
eВ		16.18	18.03		0.637	0.710
L		3.18			0.125	
S		1.52	2.49		0.060	0.098
Ø	8.13	_	_	0.320	_	_
α		4°	11°		4°	11°
N	40			40		



Drawing is not to scale.

PDIP40 - 40 pin Plastic DIP, 600 mils width

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А	4.45	_	_	0.175	_	_	
A1	0.64	0.38	_	0.025	0.015	_	
A2		3.56	3.91		0.140	0.154	
В		0.38	0.53		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.31		0.008	0.012	
D		51.78	52.58		2.039	2.070	
D2	48.26	_	_	1.900	_	_	
Е		14.80	16.26		0.583	0.640	
E1		13.46	13.99		0.530	0.551	
e1	2.54	_	_	0.100	_	_	
eA	15.24	_	_	0.600	_		
eВ		15.24	17.78		0.600	0.700	
L		3.05	3.81		0.120	0.150	
S		1.52	2.29		0.060	0.090	
α		0°	15°		0É	15°	
N	40			40			




Drawing is not to scale.

12/15

PLCC44 - 44 lead Plastic Leaded Chip Carrier, square


Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		4.20	4.70		0.165	0.185
A1		2.29	3.04		0.090	0.120
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		17.40	17.65		0.685	0.695
D1		16.51	16.66		0.650	0.656
D2		14.99	16.00		0.590	0.630
E		17.40	17.65		0.685	0.695
E1		16.51	16.66		0.650	0.656
E2		14.99	16.00		0.590	0.630
е	1.27	_	_	0.050	-	_
j	0.89	_	_	0.035	-	_
N	44			44		
СР			0.10			0.004



Drawing is not to scale.

TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14mm

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
D		13.80	14.20		0.543	0.559
D1		12.30	12.50		0.484	0.492
Е		9.90	10.10		0.390	0.398
е	0.50	_	_	0.020	_	_
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	40			40		
СР			0.10			0.004



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

