

# Fractional-N Clock Multiplier


#### **Features**

- ◆ Clock Multiplier / Jitter Reduction
  - Generates a Low Jitter 6 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source
- Highly Accurate PLL Multiplication Factor
  - Maximum Error Less Than 1 PPM in High-Resolution Mode
- ♦ One-Time Programmability
  - Configurable Hardware Control Pins
  - Configurable Auxiliary Output
- ♦ Flexible Sourcing of Reference Clock
  - External Oscillator or Clock Source
  - Supports Inexpensive Local Crystal
- Minimal Board Space Required
  - No External Analog Loop-filter Components

### **General Description**

The CS2100-OTP is an extremely versatile system clocking device that utilizes a programmable phase lock loop. The CS2100-OTP is based on a hybrid analog-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL. This architecture allows for generation of a low-jitter clock relative to an external noisy synchronization clock with frequencies as low as 50 Hz. The CS2100-OTP has many configuration options which are set once prior to runtime. At runtime there are three hardware configuration pins available for mode and feature selection.

The CS2100-OTP is available in a 10-pin MSOP package in Commercial (-10°C to +70°C) grade. Customer development kits are also available for custom device prototyping, small production programming, and device evaluation. Please see "Ordering Information" on page 26 for complete details.







# TABLE OF CONTENTS

1. PIN DESCRIPTION	4
2. TYPICAL CONNECTION DIAGRAM	
3. CHARACTERISTICS AND SPECIFICATIONS	
RECOMMENDED OPERATING CONDITIONS	6
ABSOLUTE MAXIMUM RATINGS	
DC ELECTRICAL CHARACTERISTICS	
AC ELECTRICAL CHARACTERISTICS	7
PLL PERFORMANCE PLOTS	
4. ARCHITECTURE OVERVIEW	
4.1 Delta-Sigma Fractional-N Frequency Synthesizer	ç
4.2 Hybrid Analog-Digital Phase Locked Loop	
5. APPLICATIONS	
5.1 One Time Programmability	11
5.2 Timing Reference Clock Input	11
5.2.1 Internal Timing Reference Clock Divider	11
5.2.2 Crystal Connections (XTI and XTO)	12
5.2.3 External Reference Clock (REF_CLK)	12
5.3 Frequency Reference Clock Input, CLK_IN	12
5.3.1 Adjusting the Minimum Loop Bandwidth for CLK_IN	13
5.4 Output to Input Frequency Ratio Configuration	14
5.4.1 User Defined Ratio (RUD)	14
5.4.2 Ratio Modifier (R-Mod)	
5.4.3 Effective Ratio (REFF)	
5.4.4 Ratio Configuration Summary	
5.5 PLL Clock Output	
5.6 Auxiliary Output	
5.7 Mode Pin Functionality	
5.7.1 M1 and M0 Mode Pin Functionality	
5.7.2 M2 Mode Pin Functionality	
5.7.2.1 M2 Configured as Output Disable	
5.7.2.2 M2 Configured as R-Mod Enable	
5.7.2.3 M2 Configured as AuxOutSrc Override	
5.8 Clock Output Stability Considerations	
5.8.1 Output Switching	
5.8.2 PLL Unlock Conditions	
5.9 Required Power Up Sequencing for Programmed Devices	
6.1 Modal Configuration Sets	
6.1.1 R-Mod Selection (RModSel[1:0])	
6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0])	
6.2 Ratio 0 - 3	
6.3 Global Configuration Parameters	Z 1
6.3.1 AUX PLL Lock Output Configuration (AuxLockCfg)	
6.3.2 Reference Clock Input Divider (RefClkDiv[1:0])	
6.3.3 Enable PLL Clock Output on Unlock (ClkOutUnl)	
6.3.4 Low-Frequency Ratio Configuration (LFRatioCfg)	
6.3.5 M2 Pin Configuration (M2Config[2:0])	
6.3.6 Clock Input Bandwidth (ClkIn_BW[2:0])	
7. CALCULATING THE USER DEFINED RATIO	
7.1 High Resolution 12.20 Format	
7.2 High Multiplication 20.12 Format	
8. PROGRAMMING INFORMATION	


## **CS2100-OTP**



	9. PACKAGE DIMENSIONS	25
	THERMAL CHARACTERISTICS	25
	10. ORDERING INFORMATION	26
	11. REVISION HISTORY	26
LIST	OF FIGURES	
	Figure 1. Typical Connection Diagram	5
	Figure 2. CLK_IN Sinusoidal Jitter Tolerance	
	Figure 3. CLK_IN Sinusoidal Jitter Transfer	8
	Figure 4. CLK_IN Random Jitter Rejection and Tolerance	8
	Figure 5. Delta-Sigma Fractional-N Frequency Synthesizer	9
	Figure 6. Hybrid Analog-Digital PLL	10
	Figure 7. Internal Timing Reference Clock Divider	11
	Figure 8. REF_CLK Frequency vs a Fixed CLK_OUT	12
	Figure 9. External Component Requirements for Crystal Circuit	12
	Figure 10. Low bandwidth and new clock domain	13
	Figure 11. High bandwidth with CLK_IN domain re-use	13
	Figure 12. Ratio Feature Summary	16
	Figure 13. PLL Clock Output Options	16
	Figure 14. Auxiliary Output Selection	17
	Figure 15. M2 Mapping Options	18
	Figure 16. Parameter Configuration Sets	20
LIST	OF TABLES	
	Table 1. Modal and Global Configuration	11
	Table 2. Ratio Modifier	15
	Table 3. Example 12.20 R-Values	23
	Table 4 Example 20.12 R-Values	23



# 1. PIN DESCRIPTION



Pin Name	#	Pin Description
VD	1	Digital Power (Input) - Positive power supply for the digital and analog sections.
GND	2	Ground (Input) - Ground reference.
CLK_OUT	3	PLL Clock Output (Output) - PLL clock output.
AUX_OUT	4	<b>Auxiliary Output</b> ( <i>Output</i> ) - This pin outputs a buffered version of one of the input or output clocks, or a status signal, depending on configuration.
CLK_IN	5	Frequency Reference Clock Input (Input) - Clock input for the Digital PLL frequency reference.
XTO XTI/REF_CLK	6 7	Crystal Connections (XTI/XTO) / Timing Reference Clock Input (REF_CLK) (Input/Output) - XTI/XTO are I/O pins for an external crystal which may be used to generate the low-jitter PLL input clock. REF_CLK is an input for an externally generated low-jitter reference clock.
M2	8	Mode Select (Input) - M2 is a configurable mode selection pin.
M1	9	Mode Select (Input) - M1 is a configurable mode selection pin.
MO	10	Mode Select (Input) - M0 is a configurable mode selection pin.



## 2. TYPICAL CONNECTION DIAGRAM




Figure 1. Typical Connection Diagram



## 3. CHARACTERISTICS AND SPECIFICATIONS

#### RECOMMENDED OPERATING CONDITIONS

GND = 0 V; all voltages with respect to ground. (Note 1)

Parameters	Symbol	Min	Тур	Max	Units
DC Power Supply (Note 2)	VD	3.1	3.3	3.5	V
Ambient Operating Temperature (Power Applied)					
Commercial Grade	$T_{AC}$	-10	-	+70	°C

**Notes:** 1. Device functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

2. CLK\_IN must not be applied when these conditions are not met, including during power up. See section 5.9 on page 19 for required power up procedure.

#### **ABSOLUTE MAXIMUM RATINGS**

GND = 0 V; all voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply	VD	-0.3	6.0	V
Input Current	I <sub>IN</sub>	-	±10	mA
Digital Input Voltage (Note 3)	V <sub>IN</sub>	-0.3	VD + 0.4	V
Ambient Operating Temperature (Power Applied)	T <sub>A</sub>	-55	125	°C
Storage Temperature	T <sub>stg</sub>	-65	150	°C

**WARNING:** Operation at or beyond these limits may result in permanent damage to the device.

**Notes:** 3. The maximum over/under voltage is limited by the input current except on the power supply pin.

#### DC ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V; T<sub>A</sub> = -10°C to +70°C (Commercial Grade).

Parameters	Symbol	Min	Тур	Max	Units
Power Supply Current - Unloaded (Note 4)	I <sub>D</sub>	-	12	18	mA
Power Dissipation - Unloaded (Note 4)	P <sub>D</sub>	-	40	60	mW
Input Leakage Current	I <sub>IN</sub>	-	-	±10	μΑ
Input Capacitance	I <sub>C</sub>	-	8	-	pF
High-Level Input Voltage	V <sub>IH</sub>	70%	-	-	VD
Low-Level Input Voltage	$V_{IL}$	-	-	30%	VD
High-Level Output Voltage (I <sub>OH</sub> = -1.2 mA)	V <sub>OH</sub>	80%	-	-	VD
Low-Level Output Voltage (I <sub>OH</sub> = 1.2 mA)	V <sub>OL</sub>	-	-	20%	VD

Notes: 4. To calculate the additional current consumption due to loading (per output pin), multiply clock output frequency by load capacitance and power supply voltage.
For example, f<sub>CLK\_OUT</sub> (49.152 MHz) \* C<sub>L</sub> (15 pF) \* VD (3.3 V) = 2.4 mA of additional current due to these loading conditions on CLK\_OUT.



## **AC ELECTRICAL CHARACTERISTICS**

Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V;  $T_A = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  (Commercial Grade);  $C_L = 15 \text{ pF}$ .

Parameters	Symbol	Conditions	Min	Тур	Max	Units
Crystal Frequency	f <sub>XTAL</sub>	RefClkDiv[1:0] = 10	8	-	18.75	MHz
Fundamental Mode XTAL		RefClkDiv[1:0] = 01	16	-	37.5	MHz
		RefClkDiv[1:0] = 00	32	-	50	MHz
Reference Clock Input Frequency	f <sub>REF_CLK</sub>	RefClkDiv[1:0] = 10	8	-	18.75	MHz
	_	RefClkDiv[1:0] = 01	16	-	37.5	MHz
		RefClkDiv[1:0] = 00	32	-	75	MHz
Reference Clock Input Duty Cycle	D <sub>REF_CLK</sub>		45	-	55	%
Internal System Clock Frequency	f <sub>SYS_CLK</sub>		8		18.75	MHz
Clock Input Frequency	f <sub>CLK_IN</sub>		50 Hz	-	30	MHz
Clock Input Pulse Width (Note 5)	pw <sub>CLK_IN</sub>	f <sub>CLK_IN</sub> < f <sub>SYS_CLK</sub> /96	2	-	-	UI
	_	$f_{CLK\_IN} > f_{SYS\_CLK}/96$	10	-	-	ns
PLL Clock Output Frequency	f <sub>CLK_OUT</sub>		6	-	75	MHz
PLL Clock Output Duty Cycle	t <sub>OD</sub>	Measured at VD/2	45	50	55	%
Clock Output Rise Time	t <sub>OR</sub>	20% to 80% of VD	-	1.7	3.0	ns
Clock Output Fall Time	t <sub>OF</sub>	80% to 20% of VD	-	1.7	3.0	ns
Period Jitter	t <sub>JIT</sub>	(Note 6)	-	70	-	ps rms
Base Band Jitter (100 Hz to 40 kHz)		(Notes 6, 7)	-	50	-	ps rms
Wide Band JItter (100 Hz Corner)		(Notes 6, 8)	-	175	-	ps rms
PLL Lock Time - CLK_IN (Note 9)	t <sub>LC</sub>	f <sub>CLK_IN</sub> < 200 kHz	-	100	200	UI
		$f_{CLK\_IN}^- > 200 \text{ kHz}$	-	1	3	ms
PLL Lock Time - REF_CLK	t <sub>LR</sub>	$f_{REF\_CLK} = 8 \text{ to } 75 \text{ MHz}$	-	1	3	ms
Output Frequency Synthesis Resolution (Note 10)	f <sub>err</sub>	High Resolution	0	-	±0.5	ppm
		High Multiplication	0	-	±112	ppm


**Notes:** 5. 1 UI (unit interval) corresponds to t<sub>SYS\_CLK</sub> or 1/f<sub>SYS\_CLK</sub>.

- 6. f<sub>CLK OUT</sub> = 24.576 MHz; Sample size = 10,000 points; *AuxOutSrc[1:0]* = 11.
- 7. In accordance with AES-12id-2006 section 3.4.2. Measurements are Time Interval Error taken with 3rd order 100 Hz to 40 kHz bandpass filter.
- 8. In accordance with AES-12id-2006 section 3.4.1. Measurements are Time Interval Error taken with 3rd order 100 Hz Highpass filter.
- 9. 1 UI (unit interval) corresponds to  $t_{CLK\ IN}$  or  $1/f_{CLK\ IN}$ .
- 10. The frequency accuracy of the PLL clock output is directly proportional to the frequency accuracy of the reference clock.



## PLL PERFORMANCE PLOTS

Test Conditions (unless otherwise specified): VD = 3.3 V;  $T_A$  = 25 °C (Commercial Grade);  $C_L$  = 15 pF;  $f_{CLK\_OUT}$  = 12.288 MHz;  $f_{CLK\_IN}$  = 12.288 MHz; Sample size = 10,000 points; Base Band Jitter (100 Hz to 40 kHz); AuxOutSrc[1:0] = 11.






Figure 2. CLK\_IN Sinusoidal Jitter Tolerance
Samples size = 2.5M points; Base Band Jitter (10Hz to 40kHz).

Figure 3. CLK\_IN Sinusoidal Jitter Transfer
Samples size = 2.5M points; Base Band Jitter (10Hz to 40kHz).




Figure 4. CLK\_IN Random Jitter Rejection and Tolerance



#### 4. ARCHITECTURE OVERVIEW

## 4.1 Delta-Sigma Fractional-N Frequency Synthesizer

The core of the CS2100 is a Delta-Sigma Fractional-N Frequency Synthesizer which has very high-resolution for Input/Output clock ratios, low phase noise, very wide range of output frequencies and the ability to quickly tune to a new frequency. In very simplistic terms, the Fractional-N Frequency Synthesizer multiplies the Timing Reference Clock by the value of N to generate the PLL output clock. The desired output to input clock ratio is the value of N that is applied to the delta-sigma modulator (see Figure 5).

The analog PLL based frequency synthesizer uses a low-jitter timing reference clock as a time and phase reference for the internal voltage controlled oscillator (VCO). The phase comparator compares the fractional-N divided clock with the original timing reference and generates a control signal. The control signal is filtered by the internal loop filter to generate the VCO's control voltage which sets its output frequency. The delta-sigma modulator modulates the loop integer divide ratio to get the desired fractional ratio between the reference clock and the VCO output (thus the duty cycle of the modulator sets the fractional value). This allows the design to be optimized for very fast lock times for a wide range of output frequencies without the need for external filter components. As with any Fractional-N Frequency Synthesizer the timing reference clock should be stable and jitter-free.




Figure 5. Delta-Sigma Fractional-N Frequency Synthesizer

## 4.2 Hybrid Analog-Digital Phase Locked Loop

The addition of the Digital PLL and Fractional-N Logic (shown in Figure 6) to the Fractional-N Frequency Synthesizer creates the Hybrid Analog-Digital Phase Locked Loop with many advantages over classical analog PLL techniques. These advantages include the ability to operate over extremely wide frequency ranges without the need to change external loop filter components while maintaining impressive jitter reduction performance. In the Hybrid architecture, the Digital PLL calculates the ratio of the PLL output clock to the frequency reference and compares that to the desired ratio. The digital logic generates a value of N which is then applied to the Fractional-N frequency synthesizer to generate the desired PLL output frequency. Notice that the frequency and phase of the timing reference signal do not affect the output of the PLL since the digital control loop will correct for the PLL output. A major advantage of the Digital PLL is the ease with which the loop filter bandwidth can be altered. The PLL bandwidth is set to a wide-bandwidth mode to quickly achieve lock and then reduced for optimal jitter rejection.




Figure 6. Hybrid Analog-Digital PLL



## 5. APPLICATIONS

#### 5.1 One Time Programmability

The one time programmable (OTP) circuitry in the CS2100-OTP allows for pre-configuration of the device prior to use in a system. There are two types of parameters that are used for device pre-configuration: *modal* and *global*. The *modal* parameters are features which, when grouped together, create a modal configuration set (see Figure 16 on page 20). Up to four modal configuration sets can be permanently stored and then dynamically selected using the M[1:0] mode select pins (see Table 1). The *global* parameters are the remaining configuration settings which do not change with the mode select pins. The modal and global parameters can be pre-set at the factory or user programmed using the customer development kit, CDK2000; Please see "Programming Information" on page 24 for more details.

Parameter Type	M[1:0] pins = 00	M[1:0] pins = 01	M[1:0] pins = 10	M[1:0] pins = 11	
Modal	Configuration Set 0 Ratio 0	Configuration Set 1 Ratio 1	Configuration Set 2 Ratio 2	Configuration Set 3 Ratio 3	
Global	Configuration settings set once for all modes.				

**Table 1. Modal and Global Configuration** 

#### 5.2 Timing Reference Clock Input

The low jitter timing reference clock (RefClk) can be provided by either an external reference clock or an external crystal in conjunction with the internal oscillator. In order to maintain a stable and low-jitter PLL output the timing reference clock must also be stable and low-jitter; the quality of the timing reference clock directly affects the performance of the PLL and hence the quality of the PLL output.

## 5.2.1 Internal Timing Reference Clock Divider

The Internal Timing Reference Clock (SysClk) is limited to a lower maximum frequency than that allowed on the XTI/REF\_CLK pin. The CS2100-OTP supports the wider external frequency range by offering an internal divider for RefClk. The *RefClkDiv[1:0]* global parameter should be configured such that SysClk, the divided RefClk, then falls within the valid range as indicated in "AC Electrical Characteristics" on page 7.




Figure 7. Internal Timing Reference Clock Divider

It should be noted that the maximum allowable input frequency of the XTI/REF\_CLK pin is dependent upon its configuration as either a crystal connection or external clock input. See the "AC Electrical Characteristics" on page 7 for more details.

For the lowest possible output jitter, attention should be paid to the absolute frequency of the Timing Reference Clock relative to the PLL Output frequency (CLK\_OUT). To minimize output jitter, the Timing Reference Clock frequency should be chosen such that  $f_{RefClk}$  is at least +/-15 kHz from  $f_{CLK\_OUT}^*N/32$  where N is an integer. Figure 8 shows the effect of varying the RefClk frequency around  $f_{CLK\_OUT}^*N/32$ . It should be noted that there will be a jitter null at the zero point when N = 32 (not shown in Figure 8). An



example of how to determine the range of RefClk frequencies around 12 MHz to be used in order to achieve the lowest jitter PLL output at a frequency of 12.288 MHz is as follows:

$$f_L \le f_{RefClk} \le f_H$$
 where:

$$f_L = f_{\text{CLK\_OUT}} \times \frac{31}{32} + 15kHz$$
  
= 12.288MHz \times 0.96875 + 15kHz  
= 11.919MHz

and

$$f_H = f_{\text{CLK\_OUT}} \times \frac{32}{32} - 15kHz$$
  
= 12.288MHz \times 1 + 15kHz  
= 12.273MHz




Figure 8. REF\_CLK Frequency vs a Fixed CLK\_OUT

Referenced Control	Parameter Definition
RefClkDiv[1:0]	"Reference Clock Input Divider (RefClkDiv[1:0])" on page 21

## 5.2.2 Crystal Connections (XTI and XTO)

An external crystal may be used to generate RefClk. To accomplish this, a 20 pF fundamental mode parallel resonant crystal must be connected between the XTI and XTO pins as shown in Figure 9. As shown, nothing other than the crystal and its load capacitors should be connected to XTI and XTO. Please refer to the "AC Electrical Characteristics" on page 7 for the allowed crystal frequency range.




Figure 9. External Component Requirements for Crystal Circuit

## 5.2.3 External Reference Clock (REF\_CLK)

For operation with an externally generated REF\_CLK signal, XTI/REF\_CLK should be connected to the reference clock source and XTO should be left unconnected or terminated through a 47 k $\Omega$  resistor to GND.

## 5.3 Frequency Reference Clock Input, CLK\_IN

The frequency reference clock input (CLK\_IN) is used by the Digital PLL and Fractional-N Logic block to dynamically generate a fractional-N value for the Frequency Synthesizer (see "Hybrid Analog-Digital PLL" on page 10). The Digital PLL first compares the CLK\_IN frequency to the PLL output. The Fractional-N logic block then translates the desired ratio based off of CLK\_IN to one based off of the internal timing reference



clock (SysClk). This allows the low-jitter timing reference clock to be used as the clock which the Frequency Synthesizer multiplies while maintaining synchronicity with the frequency reference clock through the Digital PLL. The allowable frequency range for CLK IN is found in the "AC Electrical Characteristics" on page 7.

#### 5.3.1 Adjusting the Minimum Loop Bandwidth for CLK\_IN

The CS2100 allows the minimum loop bandwidth of the Digital PLL to be adjusted between 1 Hz and 128 Hz using the *ClkIn\_BW[2:0]* global parameter. The minimum loop bandwidth of the Digital PLL directly affects the jitter transfer function; specifically, jitter frequencies below the loop bandwidth corner are passed from the PLL input directly to the PLL output without attenuation. In some applications it is desirable to have a very low minimum loop bandwidth to reject very low jitter frequencies, commonly referred to as wander. In others it may be preferable to remove only higher frequency jitter, allowing the input wander to pass through the PLL without attenuation.

Typically, applications in which the PLL\_OUT signal creates a new clock domain from which all other system clocks and associated data are derived will benefit from the maximum jitter and wander rejection of the lowest PLL bandwidth setting. See Figure 10.




Figure 10. Low bandwidth and new clock domain

Systems in which some clocks and data are derived from the PLL\_OUT signal while other clocks and data are derived from the CLK\_IN signal will often require phase alignment of all the clocks and data in the system. See Figure 11. If there is substantial wander on the CLK\_IN signal in these applications, it may be necessary to increase the minimum loop bandwidth allowing this wander to pass through to the CLK\_OUT signal in order to maintain phase alignment. For these applications, it is advised to experiment with the loop bandwidth settings and choose the lowest bandwidth setting that does not produce system timing errors due to wandering between the clocks and data synchronous to the CLK\_IN domain and those synchronous to the PLL\_OUT domain.




Figure 11. High bandwidth with CLK\_IN domain re-use



While acquiring lock, the digital loop bandwidth is automatically set to a large value. Once lock is achieved, the digital loop bandwidth will settle to the minimum value selected by the ClkIn\_BW[2:0] parameter.

Referenced Control	Parameter Definition
ClkIn_BW[2:0]	"Clock Input Bandwidth (ClkIn_BW[2:0])" on page 22

#### 5.4 Output to Input Frequency Ratio Configuration

#### 5.4.1 User Defined Ratio (R<sub>UD</sub>)

The User Defined Ratio,  $R_{UD}$ , is a 32-bit un-signed fixed-point number which determines the basis for the desired input to output clock ratio. Up to four different ratios,  $Ratio_{0-3}$ , can be stored in the CS2100's one time programmable memory. Selection between the four ratios is achieved by the M[1:0] mode select pins. The 32-bit  $R_{UD}$  can be expressed in either a high resolution (12.20) or high multiplication (20.12) format selectable by the LFRatioCfg global parameter.

The  $R_{UD}$  for high resolution (12.20) format is encoded with 12 MSBs representing the integer binary portion with the remaining 20 LSBs representing the fractional binary portion. The maximum multiplication factor is approximately 4096 with a resolution of 0.954 PPM in this configuration. See "Calculating the User Defined Ratio" on page 23 for more information.

The  $R_{UD}$  for high multiplication (20.12) format is encoded with 20 MSBs representing the integer binary portion with the remaining 12 LSBs representing the fractional binary portion. In this configuration, the maximum multiplication factor is approximately 1,048,575 with a resolution of 244 PPM. It is recommended that the 12.20 High-Resolution format be utilized whenever the desired ratio is less than 4096 since the output frequency accuracy of the PLL is directly proportional to the accuracy of the timing reference clock and the resolution of the  $R_{UD}$ .

The status of internal dividers, such as the internal timing reference clock divider, are automatically taken into account. Therefore  $R_{\text{UD}}$  is simply the desired ratio of the output to input clock frequencies.

Referenced Control	Parameter Definition
Ratio 0-3	"Ratio 0 - 3" on page 21
LFRatioCfg	"Low-Frequency Ratio Configuration (LFRatioCfg)" on page 22
M[1:0]	"M1 and M0 Mode Pin Functionality" on page 17



#### 5.4.2 Ratio Modifier (R-Mod)

The Ratio Modifier is used to internally multiply/divide the currently addressed R<sub>UD</sub> (*Ratio*<sub>0-3</sub> stored in the register space remain unchanged). The available options for R-Mod are summarized in Table 2 on page 15. R-Mod is enabled via the M2 pin in conjunction with the appropriate setting of the M2Config[2:0] global parameter (see Section 5.7.2 on page 18).

RModSel[1:0]	R Modifier
00	0.5
01	0.25
10	0.125
11	0.0625

Table 2. Ratio Modifier

Referenced Control	Parameter Definition
Ratio 0-3	"Ratio 0 - 3" on page 21
RModSel[1:0]	"R-Mod Selection (RModSel[1:0])" section on page 20
M2Config[2:0]	"M2 Pin Configuration (M2Config[2:0])" on page 22

### 5.4.3 Effective Ratio (R<sub>EFF</sub>)

The Effective Ratio ( $R_{EFF}$ ) is an internal calculation comprised of  $R_{UD}$  and the appropriate modifiers, as previously described.  $R_{EFF}$  is calculated as follows:

$$R_{EFF} = R_{UD} \bullet R-Mod$$

To simplify operation the device handles some of the ratio calculation functions automatically (such as when the internal timing reference clock divider is set). For this reason, the Effective Ratio does not need to be altered to account for internal dividers.

Ratio modifiers which would produce an overflow or truncation of  $R_{EFF}$  should not be used. In all cases, the maximum and minimum allowable values for  $R_{EFF}$  are dictated by the frequency limits for both the input and output clocks as shown in the "AC Electrical Characteristics" on page 7.

Selection of the user defined ratio from the four stored ratios is made by using the M[1:0] pins.

Referenced Control	Parameter Definition
M[1:0] pins	"M1 and M0 Mode Pin Functionality" on page 17

## 5.4.4 Ratio Configuration Summary

The  $R_{UD}$  is the user defined ratio for which up to four different values ( $Ratio_{0-3}$ ) can be stored in the one time programmable memory. The M[1:0] pins then select the user defined ratio to be used as well as the modal configuration set. The resolution/format for the  $R_{UD}$  is selectable. R-Mod is applied accordingly. The user defined ratio, ratio modifier, and automatic ratio modifier make up the effective ratio  $R_{EFF}$ , the



final calculation used to determine the output to input clock ratio. The effective ratio is then corrected for the internal dividers. The conceptual diagram in Figure 12 summarizes the features involved in the calculation of the ratio values used to generate the fractional-N value which controls the Frequency Synthesizer. The subscript '4' indicates the modal parameters.




Figure 12. Ratio Feature Summary

Referenced Control	Parameter Definition
Ratio 0-3	
M[1:0] pins	"M1 and M0 Mode Pin Functionality" on page 17
LFRatioCfg	
RModSel[1:0]	
RefClkDiv[1:0]	"Reference Clock Input Divider (RefClkDiv[1:0])" on page 21

#### 5.5 PLL Clock Output

The PLL clock output pin (CLK\_OUT) provides a buffered version of the output of the frequency synthesizer. The driver can be set to high-impedance with the M2 pin when the M2Config[1:0] global parameter is set to either 000 or 010. The output from the PLL automatically drives a static low condition while the PLL is unlocked (when the clock may be unreliable). This feature can be disabled by setting the ClkOutUnl global parameter, however the state CLK\_OUT may then be unreliable during an unlock condition.




Figure 13. PLL Clock Output Options

Referenced Control	Parameter Definition
ClkOutUnl	"Enable PLL Clock Output on Unlock (ClkOutUnl)" on page 22
ClkOutDis	"M2 Configured as Output Disable" on page 18
M2Config[2:0]	"M2 Pin Configuration (M2Config[2:0])" on page 22



## 5.6 Auxiliary Output

The auxiliary output pin (AUX\_OUT) can be mapped, as shown in Figure 14, to one of four signals: reference clock (RefClk), input clock (CLK\_IN), additional PLL clock output (CLK\_OUT), or a PLL lock indicator (Lock). The mux is controlled via the *AuxOutSrc[1:0]* modal parameter. If AUX\_OUT is set to Lock, the *AuxLockCfg* global parameter is then used to control the output driver type and polarity of the LOCK signal (see section 6.3.1 on page 21). If AUX\_OUT is set to CLK\_OUT, the phase of the PLL Clock Output signal on AUX\_OUT may differ from the CLK\_OUT pin. The driver for the pin can be set to high-impedance using the M2 pin when the *M2Config[1:0]* global parameter is set to either 001 or 010.




Figure 14. Auxiliary Output Selection

Referenced Control	Parameter Definition
AuxOutSrc[1:0]	"Auxiliary Output Source Selection (AuxOutSrc[1:0])" on page 21
AuxOutDis	"M2 Configured as Output Disable" on page 18
AuxLockCfg	"AUX PLL Lock Output Configuration (AuxLockCfg)" section on page 21
M2Config[2:0]	"M2 Pin Configuration (M2Config[2:0])" on page 22

#### 5.7 Mode Pin Functionality

#### 5.7.1 M1 and M0 Mode Pin Functionality

M[1:0] determine the functional mode of the device and select both the default User Defined Ratio and the set of modal parameters. The modal parameters are *RModSel[1:0]*, and *AuxOutSrc[1:0]*. By modifying one or more of the modal parameters between the 4 sets, different functional configurations can be achieved. However, global parameters are fixed and the same value will be applied to each functional configuration. Figure 16 on page 20 provides a summary of all parameters used by the device.



#### 5.7.2 M2 Mode Pin Functionality

M2 usage is mapped to one of the optional special functions via the *M2Config*[2:0] global parameter. Depending on what M2 is mapped to, it will either act as an output enable/disable pin or override certain modal parameters. Figure 15 summarizes the available options and the following sections will describe each option in more detail.




Figure 15. M2 Mapping Options

### 5.7.2.1 M2 Configured as Output Disable

If *M2Config[2:0]* is set to either '000', '001', or '010', M2 becomes an output disable pin for one or both output pins. If M2 is driven 'low', the corresponding output(s) will be enabled, if M2 is driven 'high', the corresponding output(s) will be disabled.

#### 5.7.2.2 M2 Configured as R-Mod Enable

If *M2Config*[2:0] is set to '011', M2 becomes the R-Mod enable pin. It should be noted that M2 is the only way to enable R-Mod. Even though the *RModSel*[1:0] modal parameter can be set arbitrarily for each configuration set, it will not take effect unless enabled via M2. If M2 is driven 'low', R-Mod will be disabled, if M2 is driven 'high' R-Mod will be enabled.

### 5.7.2.3 M2 Configured as AuxOutSrc Override

If M2Config[2:0] is set to '111', M2 when driven 'high' will override the AuxOutSrc[1:0] modal parameter and force the AUX\_OUT source to PLL Clock Output. When M2 is driven 'low', AUX\_OUT will function according to AuxOutSrc[1:0].



### 5.8 Clock Output Stability Considerations

#### 5.8.1 Output Switching

The CS2100-OTP is designed such that re-configuration of the clock routing functions do not result in a partial clock period on any of the active outputs (CLK\_OUT and/or AUX\_OUT). In particular, enabling or disabling an output, changing the auxiliary output source between REF\_CLK and CLK\_OUT, and the automatic disabling of the output(s) during unlock will not cause a runt or partial clock period.

The following exceptions/limitations exist:

- Enabling/disabling AUX\_OUT when AuxOutSrc[1:0] = 11 (unlock indicator).
- Switching AuxOutSrc[1:0] to or from 01 (CLK\_IN) and to or from 11 (unlock indicator) (Transitions between AuxOutSrc[1:0] = [00,10] will not produce a glitch).

When any of these exceptions occur, a partial clock period on the output may result.

#### 5.8.2 PLL Unlock Conditions

Certain changes to the clock inputs and mode pins can cause the PLL to lose lock which will affect the presence of a clock signal on CLK\_OUT. The following outlines which conditions cause the PLL to go unlocked:

- Any change in the state of the M1 and M0 pins will cause the PLL to temporarily lose lock as the new setting takes affect.
- Changes made to the state of the M2 when the M2Config[2:0] global parameter is set to 011, 100, 101, or 110 can cause the PLL to temporarily lose lock as the new setting takes affect.
- Any discontinuities on the Timing Reference Clock, REF CLK.
- Discontinuities on the Frequency Reference Clock, CLK\_IN.
- Gradual changes in CLK\_IN frequency greater than ±30% from the starting frequency.
- Step changes in CLK\_IN frequency.

#### 5.9 Required Power Up Sequencing for Programmed Devices

- Apply power. All input pins, except XTI/REF\_CLK, should be held in a static logic hi or lo state until the 'DC Power Supply' specification in the "Recommended Operating Conditions" table on page 6 are met.
- Apply input clock(s) if required.
- For CDK programmed devices, toggle the state of the M0, M1, or both pins at least 3 times to initialize
  the device. This must be done after the power supply is stable and before normal operation is expected.
   Note: This operation is not required for factory programmed devices.
- After the specified PLL lock time on page 7 has passed, the device will output the desired clock as configured by the M0-M2 pins.



## 6. PARAMETER DESCRIPTIONS

As mentioned in Section 5.1 on page 11, there are two different kinds of parameter configuration sets, Modal and Global. These configuration sets, shown in Figure 16, can be programmed in the field using the CDK2000 or preprogrammed at the factory. Please see "Programming Information" on page 24 for more details.




Figure 16. Parameter Configuration Sets

#### 6.1 Modal Configuration Sets

There are four instances of each of these configuration parameters. Selection between the four stored sets is made using the M[1:0] pins.

#### 6.1.1 R-Mod Selection (RModSel[1:0])

Selects the R-Mod value, which is used as a factor in determining the PLL's Fractional N.

RModSel[1:0]	R-Mod Selection
00	Right-shift R-value by 1 (÷ 2).
01	Right-shift R-value by 2 (÷ 4).
10	Right-shift R-value by 3 (÷ 8).
11	Right-shift R-value by 4 (÷ 16).
Application:	"Ratio Modifier (R-Mod)" on page 15

**Note:** This parameter does not take affect unless M2 pin is high and the *M2Config[2:0]* global parameter is set to '011'.



### 6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0])

Selects the source of the AUX\_OUT signal.

AuxOutSrc[1:0]	Auxiliary Output Source
00	RefClk.
01	CLK_IN.
10	CLK_OUT.
11	PLL Lock Status Indicator.
Application:	"Auxiliary Output" on page 17

**Note:** When set to 11, the *AuxLockCfg* global parameter sets the polarity and driver type ("AUX PLL Lock Output Configuration (AuxLockCfg)" on page 21).

#### 6.2 Ratio 0 - 3

The four 32-bit User Defined Ratios are stored in the CS2100's one time programmable memory. See "Output to Input Frequency Ratio Configuration" on page 14 and "Calculating the User Defined Ratio" on page 23 for more details.

#### 6.3 Global Configuration Parameters

## 6.3.1 AUX PLL Lock Output Configuration (AuxLockCfg)

When the AUX\_OUT pin is configured as a lock indicator (*AuxOutSrc[1:0]* modal parameter = '11'), this global parameter configures the AUX\_OUT driver to either push-pull or open drain. It also determines the polarity of the lock signal. If AUX\_OUT is configured as a clock output, the state of this parameter is disregarded.

AuxLockCfg	AUX_OUT Driver Configuration	
0	Push-Pull, Active High (output 'high' for unlocked condition, 'low' for locked condition).	
1	Open Drain, Active Low (output 'low' for unlocked condition, high-Z for locked condition).	
Application:	"Auxiliary Output" on page 17	

**Note:** AUX\_OUT is an **un**lock indicator, signalling an error condition when the PLL is unlocked. Therefore, the pin polarity is defined relative to the **un**lock condition.

## 6.3.2 Reference Clock Input Divider (RefClkDiv[1:0])

Selects the input divider for the timing reference clock.

RefClkDiv[1:0]	Reference Clock Input Divider	REF_CLK Frequency Range
00	÷ 4.	32 MHz to 75 MHz (50 MHz with XTI)
01	÷ 2.	16 MHz to 37.5 MHz
10	÷ 1.	8 MHz to 18.75 MHz
11	Reserved.	
Application:	"Internal Timing Reference Clock Divider" on page 11	



## 6.3.3 Enable PLL Clock Output on Unlock (ClkOutUnl)

Defines the state of the PLL output during the PLL unlock condition.

ClkOutUnl	Clock Output Enable Status	
0	Clock outputs are driven 'low' when PLL is unlocked.	
1	Clock outputs are always enabled (results in unpredictable output when PLL is unlocked).	
Application:	"PLL Clock Output" on page 16	

## 6.3.4 Low-Frequency Ratio Configuration (LFRatioCfg)

Determines how to interpret the currently indexed 32-bit User Defined Ratio .

LFRatioCfg	Ratio Bit Encoding Interpretation
0	20.12 - High Multiplier.
1	12.20 - High Accuracy.
Application:	"User Defined Ratio (RUD)" on page 14

## 6.3.5 M2 Pin Configuration (M2Config[2:0])

Controls which special function is mapped to the M2 pin.

M2Config[2:0]	M2 pin function
000	Disable CLK_OUT pin.
001	Disable AUX_OUT pin.
010	Disable CLK_OUT and AUX_OUT.
011	RModSel[1:0] Modal Parameter Enable.
100	Reserved.
101	Reserved.
110	Reserved.
111	Force AuxOutSrc[1:0] = 10 (PLL Clock Out).
Application:	"M2 Mode Pin Functionality" on page 18

## 6.3.6 Clock Input Bandwidth (ClkIn\_BW[2:0])

Sets the minimum loop bandwidth when locked to CLK\_IN.

ClkIn_BW[2:0]	Minimum Loop Bandwidth
000	1 Hz
001	2 Hz
010	4 Hz
011	8 Hz
100	16 Hz
101	32 Hz
110	64 Hz
111	128 Hz
Application:	"Adjusting the Minimum Loop Bandwidth for CLK_IN" on page 13



## 7. CALCULATING THE USER DEFINED RATIO

**Note:** The software for use with the evaluation kit has built in tools to aid in calculating and converting the User Defined Ratio. This section is for those who would like to know more about how the User Defined Ratio is calculated and stored.

Most calculators do not interpret the fixed point binary representation which the CS2100-OTP uses to define the output to input clock ratio (see Section 5.4.1 on page 14); However, with a simple conversion we can use these tools to generate a binary or hex value for  $Ratio_{0-3}$  to be stored in one time programmable memory. Please see "Programming Information" on page 24 for more details on programming.

### 7.1 High Resolution 12.20 Format

To calculate the User Defined Ratio ( $R_{UD}$ ) to store in the register(s), divide the desired output clock frequency by the given input clock (CLK\_IN). Then multiply the desired ratio by the scaling factor of  $2^{20}$  to get the scaled decimal representation; then use the decimal to binary/hex conversion function on a calculator and write to the register. A few examples have been provided in Table 3.

Desired Output to Input Clock Ratio (output clock/input clock)	Scaled Decimal Representation = (output clock/input clock) ● 2 <sup>20</sup>	Hex Representation of Binary R <sub>UD</sub>
12.288 MHz/10 MHz=1.2288	1288490	00 13 A9 2A
11.2896 MHz/44.1 kHz=256	268435456	10 00 00 00

Table 3. Example 12.20 R-Values

### 7.2 High Multiplication 20.12 Format

To calculate the User Defined Ratio ( $R_{UD}$ ) to store in the register(s), divide the desired output clock frequency by the given input clock ( $CLK_{IN}$ ). Then multiply the desired ratio by the scaling factor of  $2^{12}$  to get the scaled decimal representation; then use the decimal to binary/hex conversion function on a calculator and write to the register. A few examples have been provided in Table 4.

Desired Output to Input Clock Ratio (output clock/input clock)	Scaled Decimal Representation =  (output clock/input clock) ● 2 <sup>12</sup>	Hex Representation of Binary R <sub>UD</sub>
12.288 MHz/60 Hz=204,800	838860800	32 00 00 00
11.2896 MHz/59.97 Hz =188254.127	771088904	2D F5 E2 08

Table 4. Example 20.12 R-Values



#### 8. PROGRAMMING INFORMATION

Field programming of the CS2100-OTP is achieved using the hardware and software tools included with the CDK2000. The software tools can be downloaded from <a href="https://www.cirrus.com">www.cirrus.com</a> for evaluation prior to ordering a CDK. The CDK2000 is designed with built-in features to ease the process of programming small quantities of devices for prototype and small production builds. In addition to its field programming capabilities, the CDK2000 can also be used for the complete evaluation of programmed CS2100-OTP devices.

The CS2100-OTP can also be factory programmed for large quantity orders. When ordering factory programmed devices, the CDK should first be used to program and evaluate the desired configuration. When evaluation is complete, the CS2000 Configuration Wizard is used to generate a file containing all device configuration information; this file is conveyed to Cirrus Logic as a complete specification for the factory programming configuration. Please contact your local Cirrus Logic sales representative for more information regarding factory programmed parts.

See the CDK2000 datasheet, available at www.cirrus.com, for detailed information on the use of the CDK2000 programming and evaluation tools.


Below is a form which represents the information required for programming a device (noted in gray). The "Parameter Descriptions" section beginning on page 20 describes the functions of each parameter. This form may be used either for personal notation for device configuration or it can be filled out and given to a Cirrus representative in conjunction with the programming file from the CDK2000 as an additional check. The User Defined Ratio may be filled out in decimal or it may be entered as hex as outlined in "Calculating the User Defined Ratio" on page 23. For all other parameters mark a '0' or '1' below the parameter name.


OTP Modal ar	nd Global Co	nfiguration Pa	arameters Fo	rm				
Modal Configu	ration Set #0							
Ratio 0 (dec)								
Ratio 0 (hex)	::	.::	<del></del>					
	RModSel1	RModSel0	AuxOutSrc1	AuxOutSrc0				
Modal Configu	ration Set #1							
Ratio 1 (dec)								
Ratio 1 (hex)	::	_::	_					
	RModSel1	RModSel0	AuxOutSrc1	AuxOutSrc0				
Modal Configu	ration Set #2							
Ratio 2 (dec)								
Ratio 2 (hex)	::	_::	_					
	RModSel1	RModSel0	AuxOutSrc1	AuxOutSrc0				
Modal Configu	ration Set #3							
Ratio 3 (dec)								
Ratio 3 (hex)	:	.::	_					
	RModSel1	RModSel0	AuxOutSrc1	AuxOutSrc0				
Global Configu	uration Set							
AuxLockCfg	RefClkDiv1	RefClkDiv0	ClkOutUnl	LFRatioCfg	M2Cfg2	M2Cfg1	M2Cfg0	
ClkIn_BW2	ClkIn_BW1	ClkIn_BW0						



## 9. PACKAGE DIMENSIONS

## 10L MSOP (3 mm BODY) PACKAGE DRAWING (Note 1)





		INCHES			INCHES MILLIMETERS				NOTE
DIM	MIN	NOM	MAX	MIN	NOM	MAX			
Α			0.0433			1.10			
A1	0		0.0059	0		0.15			
A2	0.0295		0.0374	0.75		0.95			
b	0.0059		0.0118	0.15		0.30	4, 5		
С	0.0031		0.0091	0.08		0.23			
D		0.1181 BSC			3.00 BSC		2		
E		0.1929 BSC			4.90 BSC				
E1		0.1181 BSC			3.00 BSC		3		
е		0.0197 BSC			0.50 BSC				
L	0.0157	0.0236	0.0315	0.40	0.60	0.80			
L1		0.0374 REF			0.95 REF				

Notes: 1. Reference document: JEDEC MO-187

- 2. D does not include mold flash or protrusions which is 0.15 mm max. per side.
- 3. E1 does not include inter-lead flash or protrusions which is 0.15 mm max per side.
- 4. Dimension b does not include a total allowable dambar protrusion of 0.08 mm max.
- 5. Exceptions to JEDEC dimension.

## THERMAL CHARACTERISTICS

Parameter		Symbol	Min	Тур	Max	Units
Junction to Ambient Thermal Impedance	JEDEC 2-Layer	$\theta_{JA}$	-	170	-	°C/W
	JEDEC 4-Layer	$\theta_{JA}$	-	100	-	°C/W



#### 10.ORDERING INFORMATION

The CS2100-OTP is ordered as an un-programmed device. The CS2100-OTP can also be factory programmed for large quantity orders. Please see "Programming Information" on page 24 for more details.

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order#
CS2100-OTP	Clocking Device	10L-MSOP	Yes		-10° to +70°C	Rail	CS2100P-CZZ
CS2100-OTP	Clocking Device	10L-MSOP	Yes	Commercial	-10° to +70°C	Tape and Reel	CS2100P-CZZR
CDK2000	Evaluation Platform	-	Yes	-	-	-	CDK2000-CLK

#### 11.REVISION HISTORY

Release	Changes
F1	Updated Period Jitter specification in "AC Electrical Characteristics" on page 7.  Updated Crystal and Ref Clock Frequency specifications in "AC Electrical Characteristics" on page 7.  Added "PLL Performance Plots" section on page 8.  Updated "Internal Timing Reference Clock Divider" on page 11 and added Figure 8 on page 12.  Removed CLK_IN Skipping Mode.  Removed Auto R-Mod.  Added Mode pin toggle requirement to startup for CDK programmed devices to "Required Power Up Sequencing for Programmed Devices" on page 19.

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.