查询dsPIC33FJ256GP710A供应商

009 Microchip Technology Inc.

zsc.com

MICROCHIP

dsPIC33FJXXXGPX06A/X08A/X10A Data Sheet

High-Performance, 16-bit Digital Signal Controllers

Preliminary

查询dsPIC33FJ256GP710A供应商

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP dsPIC33FJXXXGPX06A/X08A/X10A

High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (@ 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (@ 3.0-3.6V):
 - High temperature range (-40°C to +140°C)

High-Performance DSC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide dat path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Sixteen 16-bit General Purpose Registers
- Two 40-bit accumulators:
 - With rounding and saturation options
- Flexible and powerful addressing modes:
- Indirect, Modulo and Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
 Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA:
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- Up to 63 available interrupt sources
- Up to five external interrupts
- Seven programmable priority levels
- Five processor exceptions

Digital I/O:

- Up to 85 programmable digital I/O pins
- Wake-up/Interrupt-on-Change on up to 24 pins
- Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM):

System Management:

- Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to eight channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to eight channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM mode

查询dsPIC33FJ256GP710A供应商

Communication Modules:

- 3-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to two modules):
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA[®] encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Data Converter Interface (DCI) module:
 - Codec interface
 - Supports I²S and AC'97 protocols
 - Up to 16-bit data words, up to 16 words per frame
 - 4-word deep TX and RX buffers
- Enhanced CAN (ECAN[™] module) 2.0B active (up to two modules):
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support

Analog-to-Digital Converters (ADCs):

- Up to two ADC modules in a device
- 10-bit, 1.1 Msps or 12-bit, 500 ksps conversion:
 - Two, four or eight simultaneous samples
 - Up to 32 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±1 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial and extended temperature
- Low-power consumption

Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)
- 64-pin QFN (9x9x0.9 mm)

Note: See the device variant tables for exact peripheral features per device.

查询dsPIC33FJ256GP710A供应商 dsPIC33F PRODUCT FAMILIES

The dsPIC33F General Purpose Family of devices are ideal for a wide variety of 16-bit MCU embedded applications. The controllers with codec interfaces are well-suited for speech and audio processing applications. The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.

dsPIC33F General Purpose Family Controllers


Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	16-bit Timer	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	SPI	I²C™	Enhanced CAN™	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64GP206A	64	64	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT, MR
dsPIC33FJ64GP306A	64	64	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT, MR
dsPIC33FJ64GP310A	100	64	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ64GP706A	64	64	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT, MR
dsPIC33FJ64GP708A	80	64	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ64GP710A	100	64	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128GP206A	64	128	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT, MR
dsPIC33FJ128GP306A	64	128	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT, MR
dsPIC33FJ128GP310A	100	128	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ128GP706A	64	128	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT, MR
dsPIC33FJ128GP708A	80	128	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ128GP710A	100	128	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256GP506A	64	256	16	9	8	8	1	1 ADC, 18 ch	2	2	2	1	53	PT, MR
dsPIC33FJ256GP510A	100	256	16	9	8	8	1	1 ADC, 32 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256GP710A	100	256	30	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.

查询dsPIC33FJ256GP710A供应商


Pin Diagrams




查询dsPIC33FJ256GP710A供应商




查询dsPIC33FJ256GP710A供应商




查询dsPIC33FJ256GP710A供应商




查询dsPIC33FJ256GP710A供应商




查询dsPIC33FJ256GP710A供应商




查询dsPIC33FJ256GP710A供应商



查询dsPIC33FJ256GP710A供应商




查询dsPIC33FJ256GP710A供应商 Pin Diagrams (Continued)




查询dsPIC33FJ256GP710A供应商 Pin Diagrams (Continued) 100-Pin TQFP Pins are up to 5V tolerant AN22/CN22/RA6 AN23/CN23/RA7 IC6/CN19/RD13 OC7/CN15/RD6 OC6/CN14/RD5 OC5/CN13/RD2 CSDO/RG13 CSDI/RG12 CSCK/RG14 OC4/RD3 OC3/RD2 OC2/RD1 **AN28/RE4** AN27/RE3 AN26/RE2 AN24/RE0 IC5/RD12 AN25/RE 50000Vss COFS/RG15 75 74 PGEC2/SOSCO/T1CK/CN0/RC14 Vdd 2 73 PGED2/SOSCI/CN1/RC13 AN29/RE5 3 72 OC1/RD0 AN30/RE6 4 IC4/RD11 71 AN31/RE7 5 70 IC3/RD10 AN16/T2CK/T7CK/RC1 6 IC2/RD9 69 AN17/T3CK/T6CK/RC2 IC1/RD8 68 AN18/T4CK/T9CK/RC3 8 AN19/T5CK/T8CK/RC4 67 INT4/RA15 9 SCK2/CN8/RG6 10 66 INT3/RA14 SDI2/CN9/RG7 65 Vss 11 OSC2/CLKO/RC15 SDO2/CN10/RG8 12 64 MCLR 13 dsPIC33FJ64GP310A 63 OSC1/CLKIN/RC12 Vdd SS2/CN11/RG9 14 62 dsPIC33FJ128GP310A 61 TDO/RA5 Vss 15 VDD 16 60 TDI/RA4 17 TMS/RA0 SDA2/RA3 59 AN20/INT1/RA12 18 SCL2/RA2 58 AN21/INT2/RA13 19 57 SCL1/RG2 AN5/CN7/RB5 20 SDA1/RG3 56 AN4/CN6/RB4 21 55 SCK1/INT0/RF6 AN3/CN5/RB3 22 54 SDI1/RF7 AN2/SS1/CN4/RB2 23 53 SDO1/RF8 PGEC3/AN1/CN3/RB1 24 52 U1RX/RF2 PGED3/AN0/CN2/RB0 25 51 U1TX/RF3 43 45 46 47 48 49 50 26 27 42 44 VREF-/RA9 C VREF+/RA10 C AVDD C AVS C ANS/RB8 C AN9/RB8 C AN9/RB9 C U2RTS/RF13 U2CTS/RF12 AN12/RB12 AN11/RB11 AN13/RB13 [AN14/RB14 [U2RX/CN17/RF4 Vss [Vpb [TCK/RA1 AN15/OCFB/CN12/RB15 Vss Vdd IC7/U1CTS/CN20/RD14 IC8/U1RTS/CN21/RD15 PGEC1/AN6/OCFA/RB6 PGED1/AN7/RB7 AN10/RB10

查询dsPIC33FJ256GP710A供应商



查询dsPIC33FJ256GP710A供应商



查询dsPIC33FJ256GP710A供应商

lab	le of Contents				
dsPIC	C33F Product Families	5			
1.0	Device Overview	21			
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	25			
3.0	CPU	29			
4.0	Memory Organization	41			
5.0	Flash Program Memory	79			
6.0	Reset	85			
7.0	Interrupt Controller	91			
8.0	Direct Memory Access (DMA)	137			
9.0	Oscillator Configuration	147			
10.0	Power-Saving Features	157			
11.0	I/O Ports	165			
12.0	Timer1				
13.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	169			
14.0	Input Capture	175			
15.0					
16.0	Serial Peripheral Interface (SPI)	181			
17.0	Inter-Integrated Circuit™ (I ² C™)				
18.0	Universal Asynchronous Receiver Transmitter (UART)				
19.0	Enhanced CAN (ECAN™) Module				
20.0	Data Converter Interface (DCI) Module				
	10-Bit/12-Bit Analog-to-Digital Converter (ADC)				
22.0					
23.0	Instruction Set Summary				
24.0	Development Support				
25.0	Electrical Characteristics				
26.0	High Temperature Electrical Characteristics				
	Packaging Information				
	ndix A: Migrating from dsPIC33FJXXXGPX06/X08/X10 Devices to dsPIC33FJXXXGPX06A/X08A/X10A Devices				
	ndix B: Revision History				
The Microchip Web Site					
Customer Change Notification Service					
	omer Support				
Reader Response					
Produ	uct Identification System	337			

查询dsPIC33FJ256GP710A供应商

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F/ PIC24H Family Reference Manual", which are available from the Microchip website (www.microchip.com).

This document contains device specific information for the following devices:

- dsPIC33FJ64GP206A
- dsPIC33FJ64GP306A
- dsPIC33FJ64GP310A
- dsPIC33FJ64GP706A
- dsPIC33FJ64GP708A
- dsPIC33FJ64GP710A
- dsPIC33FJ128GP206A
- dsPIC33FJ128GP306A
- dsPIC33FJ128GP310A
- dsPIC33FJ128GP706A
- dsPIC33FJ128GP708A
- dsPIC33FJ128GP710A
- dsPIC33FJ256GP506A
- dsPIC33FJ256GP510A
- dsPIC33FJ256GP710A

The dsPIC33FJXXXGPX06A/X08A/X10A General Purpose Family of device includes devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes).


This feature makes the family suitable for a wide variety of high-performance digital signal control applications. The device is pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows for easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXGPX06A/X08A/X10A device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33FJXXXGPX06A/X08A/X10A Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a of peripherals, renders the powerful array dsPIC33FJXXXGPX06A/X08A/X10A devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXGPX06A/X08A/X10A devices.

Figure 1-1 illustrates a general block diagram of the various core and peripheral modules in the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. Table 1-1 provides the functions of the various pins illustrated in the pinout diagrams.

查询dsPIC33FJ256GP710A供应商 FIGURE 1-1: dsPIC33FJXXXGPX06A/X08A/X10A GENERAL BLOCK DIAGRAM



查询dsPIC33FJ256GP710A供应商

TABLE 1-1: **PINOUT I/O DESCRIPTIONS**

Pin Name	Pin Type	Buffer Type	Description
AN0-AN31	I	Analog	Analog input channels.
AVdd	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
COFS CSCK CSDI CSDO	I/O I/O I O	ST ST ST —	Data Converter Interface frame synchronization pin. Data Converter Interface serial clock input/output pin. Data Converter Interface serial data input pin. Data Converter Interface serial data output pin.
C1RX	I	ST	ECAN1 bus receive pin.
C1TX C2RX C2TX	0 0	ST ST	ECAN1 bus transmit pin. ECAN2 bus receive pin. ECAN2 bus transmit pin.
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I/O I	ST ST ST ST ST ST	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1. Data I/O pin for programming/debugging communication channel 2. Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INT0 INT1 INT2 INT3 INT4		ST ST ST ST ST	External interrupt 0. External interrupt 1. External interrupt 2. External interrupt 3. External interrupt 4.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA OCFB OC1-OC8	 	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
RA0-RA7 RA9-RA10 RA12-RA15	I/O I/O I/O	ST ST ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF8 RF12-RF13	I/O I/O	ST ST	PORTF is a bidirectional I/O port.

ST = Schmitt Trigger input with CMOS levels;

O = Output;

I = Input

查询dsPIC33FJ256GP710A供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description				
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.				
RG6-RG9	I/O	ST					
RG12-RG15	I/O	ST					
SCK1	I/O	ST	ynchronous serial clock input/output for SPI1.				
SDI1	I	ST	SPI1 data in.				
SDO1	0	—	SPI1 data out.				
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.				
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.				
SDI2		ST	SPI2 data in.				
SDO2	0		SPI2 data out.				
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.				
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.				
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.				
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.				
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.				
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.				
SOSCO	0		32.768 kHz low-power oscillator crystal output.				
TMS		ST	JTAG Test mode select pin.				
ТСК	I	ST	JTAG test clock input pin.				
TDI	I	ST	JTAG test data input pin.				
TDO	0	—	TAG test data output pin.				
T1CK		ST	Timer1 external clock input.				
T2CK	I	ST	mer2 external clock input.				
T3CK	I	ST	mer3 external clock input.				
T4CK	I	ST	mer4 external clock input.				
T5CK	I	ST	mer5 external clock input.				
T6CK	I	ST	Timer6 external clock input.				
T7CK	I	ST	Timer7 external clock input.				
T8CK	I	ST	Timer8 external clock input.				
T9CK		ST	Timer9 external clock input.				
U1CTS	I	ST	UART1 clear to send.				
U1RTS	0	—	UART1 ready to send.				
U1RX	I	ST	UART1 receive.				
U1TX	0	-	UART1 transmit.				
U2CTS	I	ST	UART2 clear to send.				
U2RTS	0	_	UART2 ready to send.				
U2RX		ST	UART2 receive.				
U2TX	0	—	UART2 transmit.				
Vdd	Р	—	Positive supply for peripheral logic and I/O pins.				
VCAP/VDDCORE	Р	—	CPU logic filter capacitor connection.				
Vss	Р		Ground reference for logic and I/O pins.				
Vref+	I	Analog	Analog voltage reference (high) input.				
Vref-	I	Analog	Analog voltage reference (low) input.				
Legend: CMC	S = CMO	S compatible	e input or output; Analog = Analog input; P = Power				

∟egend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; Analog = Analog input; O = Output;

I = Input

查询dsPIC33FJ256GP710A供应商

- 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS
 - Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/ PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJXXXGPX06A/ X08A/X10A family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP/VDDCORE
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.

2.2 Decoupling Capacitors


The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

```
© 2009 Microchip Technology Inc.
```

查询dsPIC33FJ256GP710A供应商 FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:


- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





Note 1: $R \le 10 \ k\Omega$ is recommended. A suggested starting value is $10 \ k\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.

查询dsPIC33FJ256GP710A供应商

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].


For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB[®] ICD 2" (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



查询dsPIC33FJ256GP710A供应商

2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

查询dsPIC33FJ256GP710A供应商 3.0 CPU

Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70204) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web

site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXGPX06A/X08A/X10A instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJXXXGPX06A/X08A/X10A is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1. The programmer's model for the dsPIC33FJXXXGPX06A/X08A/X10A is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own indepen-

dent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space. The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


3.3 Special MCU Features


The dsPIC33FJXXXGPX06A/X08A/X10A features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJXXXGPX06A/X08A/X10A supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

查询dsPIC33FJ256GP710A供应商 FIGURE 3-1: dsPIC33FJXXXGPX06A/X08A/X10A CPU CORE BLOCK DIAGRAM





查询dsPIC33FJ256GP710A供应商 3.4 CPU Control Registers

CPU control registers include:

- SR: CPU STATUS REGISTER
- CORCON: CORE CONTROL REGISTER

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15		•		•			bit 8
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7						1	bit (
Legend:							
C = Clear only	bit	R = Readable	bit	U = Unimplei	mented bit, read	l as '0'	
S = Set only bi	t	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown		
bit 15	OA: Accumulator A Overflow Status bit 1 = Accumulator A overflowed 0 = Accumulator A has not overflowed						
bit 14	OB: Accumulator B Overflow Status bit 1 = Accumulator B overflowed 0 = Accumulator B has not overflowed						
bit 13	 SA: Accumulator A Saturation 'Sticky' Status bit⁽¹⁾ 1 = Accumulator A is saturated or has been saturated at some time 0 = Accumulator A is not saturated 						
bit 12	 SB: Accumulator B Saturation 'Sticky' Status bit⁽¹⁾ 1 = Accumulator B is saturated or has been saturated at some time 0 = Accumulator B is not saturated 						
bit 11	 OAB: OA OB Combined Accumulator Overflow Status bit 1 = Accumulators A or B have overflowed 0 = Neither Accumulators A or B have overflowed 						
bit 10	 SAB: SA SB Combined Accumulator 'Sticky' Status bit 1 = Accumulators A or B are saturated or have been saturated at some time in the past 0 = Neither Accumulator A or B are saturated 						
	Note: T	his bit may be r	ead or cleare	ed (not set). Cle	earing this bit wi	ll clear SA and	SB.
bit 9	DA: DO Loop	Active bit					
	1 = DO loop ir 0 = DO loop n	n progress ot in progress					
Note 1: Thi	is bit may be re	ead or cleared (not set).				

- **2:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

	FJ256GP710A供应商
REGISTE	R 3-1: SR: CPU STATUS REGISTER (CONTINUED)
bit 8	DC: MCU ALU Half Carry/Borrow bit
	 1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred 0 = No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized
	data) of the result occurred
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative
	0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which
	causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
	0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	1 = An operation which affects the Z bit has set it at some time in the past
	0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	This bit may be read or cleared (not set).
2:	The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when $IPL<3> = 1$.

3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

查询dsPIC33FJ256GP710A供应商 **REGISTER 3-2: CORCON: CORE CONTROL REGISTER** U-0 U-0 U-0 R/W-0 R/W-0 R-0 R-0 EDT⁽¹⁾ US DL<2:0> bit 15 R/W-0 R/W-0 R/W-1 R/W-0 R/C-0 R/W-0 R/W-0 R/W-0 IPL3(2) SATA SATB SATDW ACCSAT PSV RND bit 7 Legend: C = Clear only bit R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set 0' = Bit is cleared 'x = Bit is unknown U = Unimplemented bit, read as '0' bit 15-13 Unimplemented: Read as '0' bit 12 US: DSP Multiply Unsigned/Signed Control bit 1 = DSP engine multiplies are unsigned 0 = DSP engine multiplies are signed EDT: Early DO Loop Termination Control bit⁽¹⁾ bit 11 1 = Terminate executing DO loop at end of current loop iteration 0 = No effect bit 10-8 DL<2:0>: DO Loop Nesting Level Status bits 111 = 7 DO loops active 001 = 1 DO loop active 000 = 0 DO loops active bit 7 SATA: AccA Saturation Enable bit 1 = Accumulator A saturation enabled 0 = Accumulator A saturation disabled bit 6 SATB: AccB Saturation Enable bit 1 = Accumulator B saturation enabled 0 = Accumulator B saturation disabled bit 5 SATDW: Data Space Write from DSP Engine Saturation Enable bit 1 = Data space write saturation enabled 0 = Data space write saturation disabled bit 4 ACCSAT: Accumulator Saturation Mode Select bit 1 = 9.31 saturation (super saturation) 0 = 1.31 saturation (normal saturation) IPL3: CPU Interrupt Priority Level Status bit 3(2) bit 3 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less bit 2 PSV: Program Space Visibility in Data Space Enable bit 1 = Program space visible in data space 0 = Program space not visible in data space bit 1 RND: Rounding Mode Select bit

IF: Integer or Fractional Multiplier Mode Select bit 1 = Integer mode enabled for DSP multiply ops 0 = Fractional mode enabled for DSP multiply ops **Note 1:** This bit will always read as '0'.

1 = Biased (conventional) rounding enabled 0 = Unbiased (convergent) rounding enabled

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

bit 0

R-0

IF

bit 8

bit 0

查询dsPIC33FJ256GP710A供应商 3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXGPX06A/X08A/X10A ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXGPX06A/X08A/X10A CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXGPX06A/X08A/X10A is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:


- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

	SUMMARY			
Instruction	Algebraic Operation	ACC Write Back		
CLR	A = 0	Yes		
ED	$A = (x - y)^2$	No		
EDAC	$A = A + (x - y)^2$	No		
MAC	A = A + (x * y)	Yes		
MAC	$A = A + x^2$	No		
MOVSAC	No change in A	Yes		
MPY	A = x * y	No		
MPY	$A = x^2$	No		
MPY.N	A = -x * y	No		
MSC	A = A - x * y	Yes		

TABLE 3-1: DSP INSTRUCTIONS SUMMARY

查询dsPIC33FJ256GP710A供应商 FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM



查询dsPIC33FJ256GP710A供应商

3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to 2^{N-1} - 1. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data is -2,147,483,648 (0x8000 0000) range to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518×10^{-5} . In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661×10^{-10} .

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

查询dsPIC33FJ256GP710A供应商

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF), or maximally negative 9.31 value (0x800000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

- 2. Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF), or maximally negative 1.31 value (0x008000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- 3. Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

1. W13, Register Direct:

The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.

 [W13]+=2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.2.4 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

查询dsPIC33FJ256GP710A供应商

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Data Memory" (DS70202) and Section 4. "Program Memory" (DS70203) in the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06A/X08A/X10A architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJXXXGPX06A/X08A/X10A devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space. Memory usage for the dsPIC33FJXXXGPX06A/X08A/X10A of devices is shown in Figure 4-1.




FIGURE 4-1: PROGRAM MEMORY FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES

查询dsPIC33FJ256GP710A供应商 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06A/X08A/X10A devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06A/X08A/X10A devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1** "Interrupt Vector Table".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

查询dsPIC33FJ256GP710A供应商

4.2 Data Address Space

The dsPIC33FJXXXGPX06A/X08A/X10A CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 through Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJXXXGPX06A/X08A/X10A instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXGPX06A/X08A/X10A core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-34.


Note: The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE


The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

查询dsPIC33FJ256GP710A供应商

FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES WITH 8 KBS RAM




查询dsPIC33FJ256GP710A供应商 FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES WITH 16 KBS RAM



© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商

FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06A/X08A/X10A DEVICES WITH 30 KBS RAM



查询dsPIC33FJ256GP710A供应商

4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJXXXGPX06A/X08A/X10A device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

Strethen Bits	IADLE 4-1.																		
000 000 000 000 Venergi Rightar 3 000 000	R Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
0.000 ····································	EG0	0000								Working Re	gister 0								0000
0.000 ····································	EG1	0002								Working Re	gister 1								0000
0 0	EG2	0004								Working Re	gister 2								0000
0 0	EG3	9000								Working Re	gister 3								0000
International Montang Regater 5 Montang Regater 5 Montang Regater 6 Montang Regater 1 <	WREG4	0008								Working Re	gister 4								0000
0 0000 Wording Register 6 Monting Register 6<	REG5	000A								Working Re	gister 5								0000
0 000 Winding Register 3 Minding Register 3 Mindin Register 3 Minding Register 3 <td>WREG6</td> <td>0000</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Working Re</td> <td>gister 6</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	WREG6	0000								Working Re	gister 6								0000
0 000	REG7	000E								Working Re	gister 7								0000
Image: Model in a construction of the field of	WREG8	0010								Working Re	gister 8								0000
0 0014	REG9	0012								Working Re	gister 9								0000
1 0016	REG10	0014							>	Vorking Rec	jister 10								0000
2 008 Winding Register 13 Monting Register 13 0000 6 0010 Winding Register 14 0000 <td>REG11</td> <td>0016</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Vorking Re</td> <td>jister 11</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	REG11	0016								Vorking Re	jister 11								0000
3 0.010 Violating Register 13 Violating Register 14 4 0.010 Violating Register 14 Violating Register 14 6 0.020 Violating Register 14 Violating Register 14 7 Sack Funder Unper Violating Register 14 Accumulator 14(M) Violating Register 14 0.020 Violating Register 14 Accumulator 14(M) Violating Register 14 0.021 Violating Register 14 Accumulator 14(M) Violating Register 14 0.022 Violating Register 14 Accumulator 14(M) Violating Register 14 0.023 Violating Register 14 Accumulator 14(M) Violating Register 14 0.024 Violating Register 14 Accumulator 14(M) Violating Register 14 0.025 Violating Register 14 Accumulator 14(M) Violating Register 14 0.026 Violating Register 14 Accumulator 14(M) Violating Register 14 0.027 Violating Register 14 Accumulat	REG12	0018							~	Vorking Re	jister 12								0000
4 001C	tEG13	001A								Vorking Re	jister 13								0000
5 0010	EG14	001C							>	Vorking Rec	gister 14								0000
0020 Start Foreire Limit Flegister Accumulator A Low Word Register 0020 0020	EG15	001E							>	Vorking Re	gister 15								0800
0022 Accumulator ALLow Word Register 0028 Accumulator ALLow Word Register Accumulator B Low Word Register Accumulator B Low Word Register 0028 Accumulator B Low Word Register Accumulator B Low Word Register Accumulator B Low Word Register 0028 Accumulator B Low Word Register Accumulator B Low Word Register Accumulator B Low Word Register 0028 Accumulator B Low Word Register Accumulator B Low Word Register Accumulator B Low Word Register 0028 Accumulator B Low Word Register Accumulator B Low Word Register Accumulator B Low Word Register 0030 Dev Dev Dev Dev Dev 0031 Dev Dev Dev Dev Dev 0132 Dev Dev Dev Dev Dev 0133 Dev Dev Dev Dev Dev Dev 0133 Dev Dev Dev Dev Dev Dev Dev 0133 Dev Dev Dev Dev Dev Dev Dev Dev	MI	0020							Stac	k Pointer Li	mit Register								XXXX
0024 Noundend Register Accumulator A High Word Register Accumulator A High Word Register Accumulator A Lipper Word Register Accumulator B Lipher Word Register 1 0030 V V <tdv< td=""><td>CAL</td><td>0022</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Accumu</td><td>Ilator A Low</td><td>Word Regis</td><td>ster</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></tdv<>	CAL	0022							Accumu	Ilator A Low	Word Regis	ster							0000
0006 Accumulator A Upper Viord Register Accumulator A Upper Viord	CAH	0024							Accumu	lator A High	Nord Regi	ster							0000
0028	CAU	0026							Accumul	ator A Uppe	ar Word Reg.	ister							0000
0024 Accumulator Bigister	<u>BL</u>	0028							Accumu	Ilator B Low	Word Regis	ster							0000
002C002	CBH	002A							Accumu	lator B High	Nord Regi	ster							0000
002E002E002E002002E003	BU	002C							Acoumul	ator B Upp∈	ar Word Reg	ister							0000
400060006677Frogram Counter High Byte Register7AG00230-20-20-10-10-117Table Page Address Pointer Register1AG00340-10-10-10-10-10-1111AIT00360-10-10-10-10-10-1111AIT003611111111111AIT00361111111111111AIT003611		002E							Program	Counter Lo	w Word Reg	tister							0000
0020.020.10.10.10.10.10.10.11.11.20 <t< td=""><td>-</td><td>0030</td><td>I</td><td>I</td><td>I</td><td> </td><td> </td><td> </td><td>I</td><td> </td><td></td><td></td><td>Prograr</td><td>n Counter F</td><td>High Byte Re</td><td>egister</td><td></td><td></td><td>0000</td></t<>	-	0030	I	I	I				I				Prograr	n Counter F	High Byte Re	egister			0000
0034Pogram Memory Visibility Page Address Pointer Register00360.038Repeat Loop Counter Register <t< td=""><td>PAG</td><td>0032</td><td>Ι</td><td>I</td><td>I</td><td> </td><td> </td><td> </td><td>I</td><td> </td><td></td><td></td><td>Table P.</td><td>age Addres</td><td>is Pointer R</td><td>egister</td><td></td><td></td><td>0000</td></t<>	PAG	0032	Ι	I	I				I				Table P.	age Addres	is Pointer R	egister			0000
0036 Notation Counter Register Repeat Loop Counter Register Notation Register	PAG	0034	I	I	I			I				Progre	am Memory	Visibility Pa	ige Address	Pointer Re	gister		0000
0038 DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<15:0> DCOUNT<10 DCOUNT DCOUNT <thd< td=""><td>DUNT</td><td>0036</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Repe</td><td>at Loop Cou</td><td>inter Registe</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>XXXX</td></thd<>	DUNT	0036							Repe	at Loop Cou	inter Registe								XXXX
0034 0037 0 DOSTARTL<15:1 0 </td <td>DUNT</td> <td>0038</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>DCOUNT</td> <td><15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>XXXX</td>	DUNT	0038								DCOUNT	<15:0>								XXXX
0 003C -<	STARTL	003A							DOST	ARTL<15:"	<u>^</u>							0	XXXX
003E 0040	STARTH	003C	I	I	I			I		1					DOSTAR	TH<5:0>			00xx
0040 — — — — — — — Denul 0042 OA SA SB OA SA P N N N V Z Z 0042 OA D V D V D V N V V Z C Z	ENDL	003E							DOE	NDL<15:1:	_							0	XXXX
0042 0A 0B SA SB 0AB SAB DA DC IPL IPL IPL Z <thz< th=""> <thz< th=""></thz<></thz<>	ENDH	0040	Ι					I							DOE	HDH			00xx
0044 — — US EDT DL<2:0- SATA SATB SATW ACCSAT IP3 PSV RND IF I 0046 XMODEN — — US PVMc3:0- YVMc3:0- PVMc3:0- PV PVMc3:0- PV PVMc3:0- PV PVMc3:0-		0042	OA	OB	SA	SB	OAB	SAB	DA	БС	IPL2	IPL1		RA	z	S	Z	ပ	0000
0046 XMODEN - - BWM<-3:0> XMM<-3:0> XMM<-3:0> XMM<-3:0> YMM<-3:0> YMM YMM<-3:0> Y	RCON	0044	Ι		Ι	SN	EDT		DL<2:0>		SATA	SATB		ACCSAT	IPL3	PSV	RND	Ц	0020
0048 XS<15:1> 0 004A XE<15:1> 1 004C YS<15:1> 1 004E YS<15:1> 1	DCON	0046	XMODEN	YMODEN	I			BWM	<3:0>			-γWΜ<	<3:0>			×WM<	<3:0>		0000
004A XE<15:1> 1 004C YS<15:1> 0 004E YE<15:1> 1	ODSRT	0048							X	S<15:1>								0	XXXX
004C YS<15:1> 0 004E YE 1	ODEND	004A							X	E<15:1>								1	XXXX
004E YE<15:1> 1	ODSRT	004C							Y	S<15:1>								0	XXXX
	ODEND	004E							7	E<15:1>								1	XXXX

查询dsPIC33FJ256GP710A供应商	5
-------------------------	---

TABLE 4-1: CPU CORE REGISTERS MAP	-1: C	SPU COR	E REGIS	STERS I	MAP (C	(CONTINUED)	UED)											<u> </u>
SFR Name	SFR Addr	Bit 15	Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0		All Resets
XBREV	0050	BREN							×	XB<14:0>								XXXX
DISICNT	0052								Disable	Disable Interrupts Counter Register	Counter Re	egister						XXXX
BSRAM	0220	Ι													IW_BSR	IW_BSR IR_BSR RL_BSR	RL_BSR	0000
SSRAM	0752	I	Ι						I		1				IW_SSR	IW_SSR IR_SSR RL_SSR		0000
Legend:	x = unkno	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	Reset, = I	unimplemer	nted, read a	as '0'. Rese	et values ar	e shown in	hexadecim	ıal.								

查询dsPIC33FJ256GP710A供应商

TABLE	: 4-2:	CHAP	TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX10A DEVICES	TIFICAT	TION RE	GISTER	MAP F	OR dsP	IC33FJ	XXXGP	(10A DE	VICES						_ •
SFR SFR Name Addr	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0900	CN15IE	CNENI 0060 CN15IE CN14IE CN13IE CN12IE CN11IE CN10IE	CN13IE	CN12IE	CN11E	CN10IE	CN9IE	CN8IE	CN7IE	CNGIE	CN5IE	CN4IE	CN3IE	CN2IE	CN2IE CN1IE	CNOIE	0000
CNEN2 0062	0062		Ι	—	1	I	Ι		I	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN22IE CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE		0000
CNPU1	0068	CN15PUE	CNPUT 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN6PUE CN3PUE CN3PUE CN2PUE CN1PUE CN0PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2 006A	006A			—	1	I	Ι		I	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	- CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE 0000	CN16PUE	0000
Legend:		nknown vali	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	t, — = unim	plemented, I	read as '0'.	Reset value	es are show	n in hexade	cimal.								

unimplemented, read as '0'. Reset values are shown in hexadecimal. I x = unknown value on Reset,

CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX08A DEVICES TABLE 4-3:

SFR	0 U U																	
Name	Addr	Bit 15	Bit 15 Bit 14 Bit 13	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
CNEN1	0900	CN15IE	CN14IE	0060 CN15IE CN14IE CN13IE CN12IE	CN12IE	CN11E	CN10IE	CN9IE	CN8IE	CN7IE	CNGIE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CNOIE	0000
CNEN2 0062	0062	Ι	Ι	I	Ι	I	Ι	-	I	I	Ι	CN21IE	CN20IE	CN19IE	CN18IE	CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE		0000
CNPU1	0068	CN15PUE	CN14PUE	CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	11PUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN6PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2 006A	006A	Ι	Ι	I	Ι	I	Ι	-	I	I	Ι	CN21PUE CN20PUE CN19PUE CN18PUE CN15PUE CN16PUE 0000	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000
Legend:	= ×	Inknown val	ue on Reset	ecend: x = unknown value on Reset — = unimplemented, read	lemented	read as '0'	Reset value	as '0'. Reset values are shown in hexadecimal	n in hexade	cimal								

×

All Resets 0000 0000 0000 0000 CNOPUE CN16PUE CN16IE CNOIE Bit 0 **CN1PUE CN17PUE CN17IE CN1IE** Bit 1 CN2PUE CN18PUE CN18IE **CN2IE** Bit 2 **CN3PUE CN3IE** Bit 3 Τ CN4PUE **CN20PUE** CN4IE **CN20IE** Bit 4 CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX06A DEVICES CN21PUE CN5PUE CN21IE **CN5IE** Bit 5 CN6PUE **CN6IE** Bit 6 CN7PUE CN7IE Bit 7 CNBPUE **CN8IE** Bit 8 **CN9PUE CN9IE** Bit 9 **CN10PUE** Bit 10 CN10IE **CN11PUE** CN11IE Bit 11 **CN12PUE** CN12IE Bit 12 CN13PUE CN13IE Bit 13 CN14PUE CN14IE Bit 14 **CN15PUE** CN15IE Bit 15 0900 0062 0068 006A SFR **FABLE 4-4:** SFR Name **CNEN2** CNPU1 **CNPU2 CNEN1**

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

•							:										
Bit 15	15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
<u>io</u>	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000
1	ALTIVT	DISI			Ι		Ι		Ι	Ι	Ι	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
		DMA11F	AD11F	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
	U2TXIF	UZRXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	Ι	MI2C1IF	SI2C1IF	0000
	TGIF	DMA4IF		OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
			DMA5IF	DCIIF	DCIEIF			C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
	1	Ι		I	I	1	Ι		C2TXIF	C1TXIF	DMA7IF	DMA6IF	I	UZEIF	U1EIF	I	0000
	1	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	Ι	MI2C1IE	SI2C1IE	0000
	TGIE	DMA4IE	Ι	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SP121E	SPI2EIE	0000
			DMA5IE	DCIIE	DCIEIE	Ι	Ι	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
		I	I	Ι		Ι	Ι	Ι	C2TXIE	C1TXIE	DMA7IE	DMA6IE	Ι	U2EIE	U1EIE	Ι	0000
			T1IP<2:0>		I	0	OC1IP<2:0>	^	Ι		IC1IP<2:0>		Ι	2	INT0IP<2:0>		4444
			T2IP<2:0>		Ι	0	OC2IP<2:0>	^	Ι		IC2IP<2:0>		Ι	D	DMA0IP<2:0>		4444
		D	U1RXIP<2:0>	4	Ι	S	SP111P<2:0>	4	Ι		SPI1EIP<2:0>	4	Ι		T3IP<2:0>		4444
		Ι	Ι	-	Ι	D	DMA1IP<2:0>	<0	Ι		AD11P<2:0>	~	Ι	'n	U1TXIP<2:0>		0444
			CNIP<2:0>			Ι	Ι	Ι	Ι		MI2C1IP<2:0>	<	Ι	SI	SI2C1IP<2:0>		4044
	I		IC8IP<2:0>	_	Ι	_	IC7IP<2:0>	^	Ι		AD2IP<2:0>	~	Ι	4	INT1IP<2:0>		4444
			T4IP<2:0>		Ι	0	OC4IP<2:0>	^	Ι		OC3IP<2:0>	^		ā	DMA2IP<2:0>		4444
	I		U2TXIP<2:0>	4	Ι	Ū.	U2RXIP<2:0>	6	1		INT2IP<2:0>	^	I		T5IP<2:0>		4444
			C1IP<2:0>		Ι	C	C1RXIP<2:0>	~C	Ι		SPI2IP<2:0>	^		SF	SPI2EIP<2:0>		4444
			IC5IP<2:0>		Ι	_	IC4IP<2:0>	^	-		IC3IP<2:0>		1	ā	DMA3IP<2:0>		4444
	I)	OC7IP<2:0>	_	Ι	C	OC6IP<2:0>	_	Ι		OC5IP<2:0>	~	Ι	-	IC6IP<2:0>		4444
			T6IP<2:0>		I	D	DMA4IP<2:0>	0>	Ι	Ι	Ι	Ι	Ι	0	OC8IP<2:0>		4404
			T8IP<2:0>			W	MI2C2IP<2:0>	0>			SI2C2IP<2:0>	4			T7IP<2:0>		4444
	Ι	C	C2RXIP<2:0>	~	Ι	4	INT4IP<2:0>	^	Ι		INT3IP<2:0>	^	Ι		T9IP<2:0>		4444
			DCIEIP<2:0>	<u>^</u>	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0	C2IP<2:0>		4004
					Ι		Ι		Ι		DMA5IP<2:0>	▲			DCIIP<2:0>		0044
	Ι	I			Ι	ر	U2EIP<2:0>	Δ	Ι		U1EIP<2:0>	۸	Ι	Ι	-	I	0440
		C	C2TXIP<2:0>	4	Ι	С	C1TXIP<2:0>	<	Ι		DMA7IP<2:0>	4	Ι	ū	DMA6IP<2:0>		4444
						ILR<3:0>	<0:					VE	VECNUM<6:0>				0000

© 2009 Microchip Technology Inc.

查	询dsl	PI	C3:	3F.	J2	560	GP'	71	0A′	供	Ŵ	琦																					
	All Resets	XXXX	FFFF	0000	XXXX	XXXX	XXXX	FFF	FFF	0000	0000	XXXX	XXXX	XXXX	FFF	FFFF	0000	0000	XXXX	XXXX	XXXX	FFFF	FFF	0000	0000	XXXX	XXXX	XXXX	FFF	FFFF	0000	0000	
	Bit 0			Ι						Ι	Ι						Ι	Ι						Ι	Ι						Ι	Ι	
	Bit 1			TCS						TCS	TCS						TCS	TCS						TCS	TCS						TCS	TCS	
	Bit 2			TSYNC						Ι	I						I	Ι													Ι	I	
	Bit 3			1						T32	I						T32							T32							T32	I	
	Bit 4			<1:0>						<1:0>	<1:0>						<1:0>	<1:0>						<1:0>	<1:0>						<1:0>	<1:0>	
	Bit 5			TCKPS<1:0>		[A]				TCKPS<1:0>	TCKPS<1:0>						TCKPS<1:0>	TCKPS<1:0>						TCKPS<1:0>	TCKPS<1:0>						TCKPS<1:0>	TCKPS<1:0>	
	Bit 6			TGATE		Timer3 Holding Register (for 32-bit timer operations only)				TGATE	TGATE		rations only)				TGATE	TGATE		Timer7 Holding Register (for 32-bit operations only)				TGATE	TGATE		Timer9 Holding Register (for 32-bit operations only)				TGATE	TGATE	
	Bit 7	Register	egister 1	1	Register	32-bit timer c	Register	egister 2	egister 3	1	Ι	Register	Timer5 Holding Register (for 32-bit operations only)	Register	egister 4	egister 5	I	1	Register	or 32-bit ope	Register	egister 6	egister 7			Register	or 32-bit ope	Register	egister 8	egister 9	Ι	I	ecimal.
	Bit 8	Timer1 Register	Period Register 1	Ι	Timer2 Register	Register (for	Timer3 Register	Period Register 2	Period Register 3	Ι	I	Timer4 Register	ig Register (Timer5 Register	Period Register 4	Period Register 5		Ι	Timer6 Register	ig Register (Timer7 Register	Period Register 6	Period Register 7	Ι		Timer8 Register	ig Register (i	Timer9 Register	Period Register 8	Period Register 9			vn in hexad
	Bit 9			Ι		er3 Holding I				Ι	Ι		imer5 Holdir				I	Ι		imer7 Holdir				Ι			imer9 Holdir				Ι	I	es are shov
	Bit 10			1		Time				1	Ι		Т				I	1		Т							Т				Ι	I	0'. Reset values are shown in hexadecimal
	Bit 11			Ι						Ι	Ι						Ι	Ι													Ι	Ι	
IAP	Bit 12			Ι						Ι	I							Ι						Ι									plemented,
TIMER REGISTER MAP	Bit 13			TSIDL						TSIDL	TSIDL						TSIDL	TSIDL						TSIDL	TSIDL						TSIDL	TSIDL	\mathbf{x} = unknown value on Reset, — = unimplemented, read as
R REGI	Bit 14			Ι						Ι	Ι						Ι	Ι													Ι	Ι	lue on Rese
TIME	Bit 15			TON						TON	TON						TON	TON						TON	TON						TON	TON	nknown va
4-6:	SFR Addr	0100	0102	0104	0106	0108	010A	010C	010E	0110	0112	0114	0116	0118	011A	011C	011E	0120	0122	0124	0126	0128	012A	012C	012E	0130	0132	0134	0136	0138	013A	013C	X = L
TABLE 4-6:	SFR Name	TMR1	PR1	T1CON	TMR2	TMR3HLD	TMR3	PR2	PR3	T2CON	T3CON	TMR4	TMR5HLD	TMR5	PR4	PR5	T4CON	T5CON	TMR6	TMR7HLD	TMR7	PR6	PR7	T6CON	T7CON	TMR8	TMR9HLD	TMR9	PR8	PR9	T8CON	T9CON	Legend:

TABLE 4-7:		NPUT (SAPTU	INPUT CAPTURE REGISTER MA	ISTER	MAP												
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
IC1BUF	0140								Input 1 Ca	Input 1 Capture Register	9r							XXXX
IC1CON	0142	Ι		ICSIDL	-	Ι	-		Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	Input 2 Capture Register	er							XXXX
IC2CON	0146	Ι		ICSIDL	-	Ι	-		Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	Input 3 Capture Register	er							XXXX
IC3CON	014A	Ι		ICSIDL	-	Ι	-		Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C								Input 4 Ca	Input 4 Capture Register	er							XXXX
IC4CON	014E	Ι		ICSIDL	-	Ι	-		Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Ca	Input 5 Capture Register	er							芯 XXXXX
IC5CON	0152	Ι		ICSIDL	-	Ι	-		Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	Input 6 Capture Register	er							XXXX
ICECON	0156	Ι		ICSIDL	Ι	Ι	Ι		Ι	ICTMR	ICI<1:0>	-0:	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	Input 7 Capture Register	er							XXXX
IC7CON	015A	Ι		ICSIDL	Ι	Ι	Ι		Ι	ICTMR	ICI<1:0>	-0:	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	Input 8 Capture Register	er							XXXX
IC8CON	015E			ICSIDL	Ι					ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = unkno	own value c	n Reset, -	— = unimpl€	smented, r	ead as '0'.	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	es are shov	wn in hexac	lecimal.								

查询dsPIC33FJ256GP710A供应商

© 2009 Microchip Technology Inc.

Ī	All Resets	XXXX	33	F J 0000	25	6G	P7	10. xxx	A(‡	<u></u> 0000	ZÈ	XXXX	0000	XXXX	XXXX	0000	XXXX	XXXX	0000	XXXX	XXXX	0000	XXXX	XXXX	0000
	Bit 0 R			-		~			~	-	~		-												0
-				è.			<u>~</u>			è.			è.			ė.			<0:			è.			<0:
	Bit 1			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>
	Bit 2																								
	Bit 3			OCTSEL			OCTSEL			OCTSEL			OCTSEL			OCTSEL			OCTSEL			OCTSEL			OCTSEL
	Bit 4			OCFLT			OCFLT			OCFLT			OCFLT			OCFLT			OCFLT			OCFLT			OCFLT
	Bit 5			I						I			I			I									
	Bit 6	ry Register	gister	I	ry Register	gister	Ι	ry Register	gister	I	ry Register	gister	I	ry Register	gister	Ι	ry Register	gister		ry Register	gister	Ι	ry Register	gister	
	Bit 7	Output Compare 1 Secondary Register	Output Compare 1 Register	I	Output Compare 2 Secondary Register	Output Compare 2 Register	Ι	Output Compare 3 Secondary Register	Output Compare 3 Register	I	Output Compare 4 Secondary Register	Output Compare 4 Register	I	Output Compare 5 Secondary Register	Output Compare 5 Register	Ι	Output Compare 6 Secondary Register	Output Compare 6 Register		Output Compare 7 Secondary Register	Output Compare 7 Register	Ι	Output Compare 8 Secondary Register	Dutput Compare 8 Register	
	Bit 8	out Compare	Output Co	I	out Compare	Output Co		out Compare	Output Co	I	out Compare	Output Co	I	out Compare	Output Co	I	out Compare	Output Co		out Compare	Output Co		out Compare	Output Co	
	Bit 9	Outp		I	Out		Ι	Out		I	Out		I	Out		I	Out			Outp		Ι	Out		
	Bit 10			Ι			Ι			Ι			Ι			Ι						Ι			
	Bit 11			Ι			Ι			Ι			Ι			Ι						Ι			
	Bit 12			I			Ι			I			I			I			Ι			Ι			Ι
	Bit 13			OCSIDL			OCSIDL			OCSIDL			OCSIDL			OCSIDL			OCSIDL			OCSIDL			OCSIDL
	Bit 14									I			I			I									
	Bit 15			1						Ι			Ι			Ι									
	SFR Addr	0180	0182	0184	0186	0188	018A	018C	018E	0190	0192	0194	0196	0198	019A	019C	019E	01A0	01A2	01A4	01A6	01A8	01AA	01AC	01AE
_	SFR Name	OC1RS	OC1R	OC1CON	OC2RS	oc2r	OC2CON	ocars	ocar	OC3CON	OC4RS	OC4R	OC4CON	OC5RS	OC5R	OC5CON	OC6RS	OCGR	OCECON	OC7RS	OC7R	OC7CON	OC8RS	OC8R	OC8CON

查询dsPIC33FJ256GP710A供应商

All Resets

Bit 0

Bit 1

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

Bit 8

Bit 9

Bit 10

Bit 11

Bit 12

Bit 13

Bit 14

Bit 15

SFR Addr

SFR Name

I2C1 REGISTER MAP

TABLE 4-9:

					Ī			Ī										
I2C1RCV	0200	Ι				I			Ι				Receive Register	Register				0000
I2C1TRN	0202	I	I	I			Ι		I				Transmit Register	Register				0 0 F F
I2C1BRG	0204	I	I	I			Ι					Baud Rate	Baud Rate Generator Register	Register				0000
I2C1CON	0206	I2CEN	I	I2CSIDL SCLREL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT TRSTAT	TRSTAT	I			BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	٩	S	R_W	RBF	TBF	0000
I2C1ADD	020A	I	I	I			Ι					Address Register	Register					0000
I2C1MSK	020C	I	I	I			Ι				1	Address Mask Register	sk Register					0000
Legend:	x = unkno	\mathbf{x} = unknown value on Reset, — = unimplemented, read	I Reset, — =	= unimplem	ented, read		tet values a	as '0'. Reset values are shown in hexadecimal	hexadecin	nal.								共应
TABLE 4-10: 12C2 REGISTER MAP	-10: 1	12C2 REC	SISTER	MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets

SFR Name	SFR Addr	Bit 15		Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
12C2RCV	0210	I	I	I	I	I	I	I	I				Receive Register	Register				0000
I2C2TRN	0212	Ι		1		I		Ι					Transmit	Transmit Register				00FF
12C2BRG	0214	I		I				Ι				Baud Rati	Baud Rate Generator Register	· Register				0000
I2C2CON	0216	IZCEN		IZCSIDL SCLREL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	NEN	RSEN	SEN	1000
12C2STAT	0218	ACKSTAT TRSTAT	TRSTAT				BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Ч	S	R_W	RBF	TBF	0000
I2C2ADD	021A	I		I								Address Register	Register					0000
12C2MSK	021C	I		I								Address Mask Register	isk Register					0000
Legend:	x = unknc	x = unknown value on Reset. — = unimplemented. read	Reset. — =	= unimplem	ented, read	l as '0'. Res	set values ¿	as '0'. Reset values are shown in hexadecimal	hexadecir	nal.								

查询dsPIC33FJ256GP710A供应商

0000 0110 xxxxx 0000 0000

All Resets

	Bit 0	STSEL	URXDA				
	Bit 1	PDSEL<1:0>	OERR				
	Bit 2	BDSE	FERR				
	Bit 3	BRGH	PERR	jister	jister		
	Bit 4	URXINV	RIDLE	UART Transmit Register	UART Receive Register		
	Bit 5	ABAUD	ADDEN	UART T	UART F		
	Bit 6	LPBACK ABAUD URXINV	URXISEL<1:0>			aler	
	Bit 7	WAKE	URXISI			Baud Rate Generator Prescaler	ecimal.
	Bit 8	UENO	TRMT			d Rate Gen	n in hexade
	Bit 9	UEN1	UTXBF	-	-	Bau	s are show
	Bit 10		UTXBRK UTXEN UTXBF	-	-		eset values
	Bit 11	RTSMD	UTXBRK	Ι	Ι		ad as '0'. R
٥.	Bit 12	IREN	Ι	Ι	Ι		nented, rea
TER MAI	Bit 13	NSIDL	UTXISEL0	Ι	Ι		— = unimpler
REGIS ⁻	Bit 14	-	UTXINV				n Reset, -
TABLE 4-11: UART1 REGISTER MA	Bit 15	UARTEN	UTXISEL1	Ι	Ι		\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
-11:	SFR Addr	0220	0222	0224	0226	0228	x = unk
TABLE 4	SFR Name	U1MODE	U1STA	U1TXREG	U1RXREG	U1BRG	Legend:

UART2 REGISTER MAP TABLE 4-12:

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	0230 UARTEN	1	NSIDL	IREN	RTSMD	1	UEN1	UEN1 UEN0	WAKE	WAKE LPBACK ABAUD URXINV	ABAUD	URXINV	BRGH	PDSEL	PDSEL<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV UTXISELO	UTXISELO		UTXBRK	UTXEN	UTXBRK UTXEN UTXBF TRMT	TRMT	URXISE	URXISEL<1:0> ADDEN	ADDEN	RIDLE	PERR	FERR	OERR URXDA	URXDA	0110
U2TXREG	0234	Ι		I		I						UART 1	UART Transmit Register	gister				XXXX
UZRXREG	0236	Ι		Ι		I						UART	UART Receive Register	gister				0000
U2BRG	0238							Baud	Rate Gene	Baud Rate Generator Prescaler	aler							0000
Legend:	x = unk	nown value	on Reset, -	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	nented, rea	ad as '0'. R€	set values	are shown	in hexade	cimal.								

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset,

SPI1 REGISTER MAP **TABLE 4-13:**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT 0240 SPIEN	0240	SPIEN	I	SPISIDL			1	I		1	SPIROV	1	I	I	I	SPITBF SPIRBF	SPIRBF	0000
SPI1CON1 0242	0242		Ι	I	DISSCK	DISSDO	DISSDO MODE16 SMP	SMP	CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE<1:0>	<1:0>	0000
SPI1CON2	0244	FRMEN	SPI1CON2 0244 FRMEN SPIFSD FRMPOL	FRMPOL					—					I		FRMDLY	I	0000
SPI1BUF 0248	0248							SPI1 Trans	mit and Rec	SPI1 Transmit and Receive Buffer Register	Register							0000
Legend:		nown value	x = unknown value on Reset, — = unimplemented, read	- = unimplen	nented, rea	d as '0'. R€	as '0'. Reset values are shown in hexadecimal.	are shown	in hexadec	imal.								

SPI2 REGISTER MAP **TABLE 4-14:**

Bit 10
Bit 11
Bit 12
Bit 13
Bit 14
Bit 15
SFR Addr
SFR Name

SFR Name	SFR Addr	Bit 15	SFR Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT 0260 SPIEN	0260	SPIEN	1	SPISIDL	I	I	I	I	I	I	SPIROV	1	1	I	I	SPITBF SPIRBF	SPIRBF	0000
SPI2CON1 0262	0262		I	I	DISSCK	DISSDO	DISSDO MODE16	SMP	CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE<	PPRE<1:0>	0000
SPI2CON2	0264	FRMEN	SPI2CON2 0264 FRMEN SPIFSD FRMPOL	FRMPOL		I	I		I	I					I	FRMDLY	I	0000
SPI2BUF 0268	0268							SPI2 Trans	smit and Rec	SPI2 Transmit and Receive Buffer Register	Register							0000
Legend:	un = x	known valu	-egend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	— = unimple	mented, re	ad as '0'. R	teset values	s are shown	in hexaded	cimal.								

DS70593B-page 56

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data Buffer 0	Buffer 0								XXXX
AD1CON1	0320	ADON			ADDMABM		AD12B	FORM<1:0>	l<1:0>		SSRC<2:0>		1	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>		I		CSCNA	CHPS<1:0>	<1:0>	BUFS			SMPI<3:0>	3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	I	1		Ň	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	0326		I	I	I		CH123NB<1:0>		CH123SB	I	1	Ι	I	I	CH123NA<1:0>	A<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	I	1		Ċ	CH0SB<4:0>			CHONA		Ι			CH0SA<4:0>	^		0000
AD1PCFGH ⁽¹⁾	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH ⁽¹⁾	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332		I	1	Ι		1	1	Ι	I	1	Ι	I	I		DMABL<2:0>	^	0000
Legend: x = U Note 1: Not 3 TABLE 4-16:	te unkno Vot all AN 6: ►	Abriance communities and the second s	e available EGISTE	own varue on resset, — = unimpler Vx inputs are available on all devic ADC2 REGISTER MAP	x = unknown value on Reset, — = unimplemented, read as '0. Reset values are snown in nexadeomat. Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs. 16: ADC2 REGISTER MAP	l as '0'. Ket device pin c	set values a diagrams fo	are snown ll or available	n nexadecir ANx inputs.	naı.								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data Buffer 0	Buffer 0								XXXX
AD2CON1	0360	ADON	Ι	ADSIDL	ADDMABM	Ι	AD12B	FORN	FORM<1:0>		SSRC<2:0>	•	I	SIMSAM	MASAM	SAMP	DONE	0000
AD2CON2	0362		VCFG<2:0>	^	Ι	Ι	CSCNA	CHP	CHPS<1:0>	BUFS			SMPI<3:0>	:3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC				0	SAMC<4:0>						ADCS	ADCS<7:0>				0000
AD2CHS123	0366	Ι			Ι	Ι	CH123	CH123NB<1:0>	CH123SB	Ι					CH123NA<1:0>	A<1:0>	CH123SA	0000
AD2CHS0	0368	CHONB			Ι		CH0S	CH0SB<3:0>		CHONA					CH0S,	CH0SA<3:0>		0000
Reserved	036A				Ι		I		Ι	Ι							Ι	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E				Ι		I		Ι	Ι							Ι	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	I			I		I									DMARI -2.0-	4	

 $\ensuremath{\textcircled{}^{\odot}}$ 2009 Microchip Technology Inc.

ļ																
Bit 14		Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 R	All Resets
SIZE		DIR	HALF	NULLW		Ι	1	Ι		AMOD	AMODE<1:0>	I	I	MODE<1:0>		0000
1		1		1	I	I	1	I				RQSEL<6:0>			0	0000
							S	STA<15:0>							0	0000
							SI	STB<15:0>							0	0000
							РA	PAD<15:0>							0	0000
		I	I	1						CNT	CNT<9:0>				0	0000
SIZE	1	DIR	HALF	NULLW		I	I	I	I	AMOD	AMODE<1:0>	I	I	MODE<1:0>		0000
		1	1	I			I	I			1	IRQSEL<6:0>			0	0000
							IS	STA<15:0>								0000
	1						ST	STB<15:0>							0	0000
	Ì						٩٩	PAD<15:0>							0	0000
Ι	-	I		I						CNT	CNT<9:0>					0000
SIZE	-	DIR	HALF	NULLW	I	I	I	I	I	AMOD	AMODE<1:0>	I	I	MODE<1:0>		0000
I		1	1	1		Ι	I	Ι			=	RQSEL<6:0>			0	0000
							S	STA<15:0>							0	0000
							ST	STB<15:0>							0	0000
							ΡA	PAD<15:0>							0	0000
I	-	I	I	I						CNT	CNT<9:0>				0	0000
SIZE	-	DIR	HALF	NULLW		Ι	I	Ι	I	AMOD	AMODE<1:0>		Ι	MODE<1:0>		0000
Ι			Ι			Ι		Ι			H	IRQSEL<6:0>			0	0000
							S	STA<15:0>							0	0000
							ST	STB<15:0>							0	0000
							βĄ	PAD<15:0>							0	0000
Ι		I	I	I	I					CNT	CNT<9:0>				0	0000
SIZE	Ш	DIR	HALF	NULLW		Ι		Ι		AMOD	AMODE<1:0>	Ι	Ι	MODE<1:0>		0000
			Ι	I		Ι		Ι			H	IRQSEL<6:0>			0	0000
							S	STA<15:0>							0	0000
							ST	STB<15:0>							0	0000
							٨٩	PAD<15:0>							0	0000
Ι		I	I	1						CNT	CNT<9:0>				0	0000
SIZE	-	DIR	HALF	NULLW				I		AMOD	AMODE<1:0>			MODE<1:0>		0000
								I			H	IRQSEL<6:0>			0	0000
							S	STA<15:0>							0	0000
							ST	STB<15:0>							0	0000
							ΡA	PAD<15:0>							0	0000
			t volues are	= unimplemented_read_as 'n' Reset values are shown in h	hexadecimal	-										

DMA		DMA REGISTER MAP (CONTINUEI	TER MA	AP (CO	NTINUE	Â											
Bit 15		Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	SOIC
I	-			Ι	Ι						CNT	CNT<9:0>					0000
CHEN		SIZE	DIR	HALF	NULLW		—		Ι	Ι	AMOD	AMODE<1:0>	Ι	Ι	MODE<1:0>	<1:0>	0000
FORCE			I	Ι	Ι	Ι	Ι	Ι	Ι			=	IRQSEL<6:0>	. ^			0000
	1							S	STA<15:0>								0000
								ŝ	STB<15:0>								0000
								Ъ,	PAD<15:0>								0000
				Ι	Ι						CNT	CNT<9:0>					0000
CHEN	z	SIZE	DIR	HALF	NULLW	Ι	Ι		Ι	I	AMOD	AMODE<1:0>	I	I	MODE<1:0>	<1:0>	0000
FORCE	СE		I	Ι	Ι	Ι	Ι	Ι	Ι			=	IRQSEL<6:0>				0000
								S	STA<15:0>								0000
								S	STB<15:0>								0000
								P.	PAD<15:0>								0000
I	1	Ι		Ι	Ι	Ι					CNT	CNT<9:0>					0000
DWC	SOL7	PWCOL7 PWCOL6 PWCOL5 PWCOL4	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL2 PWCOL1 PWCOL0			XWCOL7 XWCOL6 XWCOL5 XWCOL4	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1 XWCOL0	XWCOL0	0000
Ι		Ι	Ι	Ι		LSTCH<3:0>	ł<3:0>		7TS44	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
								DS	DSADR<15:0>								0000

 $\ensuremath{\textcircled{}^{\odot}}$ 2009 Microchip Technology Inc.

TABLE 4-18: ECAN1 REGISTER MAP WHEN C1 File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 12	ECAN1 REGISTER MAP WHEN (Ir Bit 15 Bit 14 Bit 13 Bit 12	Bit 14 Bit 13 Bit 12	STER MAP WHEN (P WHEN			CTRL1.WIN =	N = 0 OF	OR 1 FOF Bit 8	R dsPIC3	C33FJX	XXXGP5 Bit 6 B	506A/5	0 OR 1 FOR dsPIC33FJXXXGP506A/51A0/706A/708A/710A DEVICES ONLY Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All	SA/708A/ Bit 3 B	/710A Bit 2	DEVIC	ES O Bit 0	NLY All Resets
0400 - CSIDL ABAT - RE	- CSIDL ABAT -	ABAT —	ABAT —	1	- - -	RE	RE	REQOP<2:0>	2:0>		OPMODE<2:0>	E<2:0>	╢	- CA	CANCAP			NIN	0480
0402	2					Ι					-				DNCNT<4:0>	Γ<4:0>			0000
0404 — — — FILHIT<4:0>		— — FILHIT<4:0>	FILHIT<4:0>	FILHIT<4:0>	FILHIT<4:0>	FILHIT<4:0>	<u>^</u>							ICODE	CODE<6:0>				0000
0406 DMABS<2:0>		DMABS<2:0>	2:0>			Ι		Ι		1	1	1			FSA<4:0>	:4:0>			0000
0408 — — FBP<5:0>	-	FBP<5:0>	FBP<5:0>	FBP<5:0>	FBP<5:0>	P<5:0>					_	_		-	FNRB<5:0>				0000
040A TXBO TXBP RXBP TXWAR	– – TXBO TXBP RXBP	TXBP RXBP	TXBP RXBP	RXBP	ВР	_		R RXWAR	AR EWARN	RN IVRIF		WAKIF EF	ERRIF	Η Η	FIFOIF RB	RBOVIF	RBIF	TBIF	0000
										IVRIE		WAKIE EF	ERRIE	Ē	OIE	RBOVIE	RBIE	TBIE	0000
040E TERRCNT<7:0>	-	TERRCNT<7:0>	TERRCNT<7:0>	TERRCNT<7:0>	:NT<7:0>							F	RE	RERRCNT<7:0>	_				0000
0410										0)	SJW<1:0>				BRP<5:0>				0000
0412 — WAKFIL — — — — —		WAKFIL		1	1			SEG2PH<2:0>	<2:0>	SEG2PHTS		SAM	SEG	SEG1PH<2:0>		PRSI	PRSEG<2:0>		0000
0414 FLTEN15 FLTEN14 FLTEN13 FLTEN12 FLT	FLTEN15 FLTEN14 FLTEN13 FLTEN12 FLTEN11	FLTEN14 FLTEN13 FLTEN12 FLTEN11	FLTEN13 FLTEN12 FLTEN11	FLTEN12 FLTEN11	FLTEN11		<u> </u>	Ľ	V9 FLTEN8	Ŀ		EN6 FL	FLTEN5 FI	Δ4	FLTEN3 FL	N2	FLTEN1 FLTEN0	ILTENO	FFF
C1FMSKSEL1 0418 F7MSK<1:0> F6MSK<1:0> F5MSK<1:0>	F7MSK<1:0> F6MSK<1:0>	F6MSK<1:0>	_	_	F5MSK<1:0>	ASK<1:0>		F4I	F4MSK<1:0>	Ë	F3MSK<1:0>		F2MSK<1:0>		F1MSK<1:0>	~	F0MSK<1:0>	(1:0>	0000
C1FMSKSEL2 041A F15MSK<1:0> F14MSK<1:0> F13MSK<1:0>	F15MSK<1:0> F14MSK<1:0>	F14MSK<1:0>			F13MSK<1:0>	MSK<1:0>		F12	F12MSK<1:0>		F11MSK<1:0>		F10MSK<1:0>		F9MSK<1:0>)>	F8MSK<1:0>	:1:0>	0000
unimplemented, read as '0'. Reset values are shown in h	implemented, read as '0'. Reset values are shown in hexadecimal.	d, read as '0'. Reset values are shown in hexadecimal.	0'. Reset values are shown in hexadecimal.	ues are shown in hexadecimal.	wn in hexadecimal.	idecimal.	2	Ĺ											
TABLE 1-13. ECANI REGISTER MAT WHEN CICINELININ = 0 FOR USFIC33F3XXXGF3002031020100001100 DEVICES ONE												Mone					2		ſ
Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10	Bit 14 Bit 13 Bit 12 Bit 11	Bit 13 Bit 12 Bit 11	Bit 12 Bit 11	Bit 11		Bit 10		Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	5	Bit 0	All Resets
0400- 041E								See	See definition when WIN = \mathbf{x}	when WIN	x =								
0420 RXFUL15 RXFUL14 RXFUL13 RXFUL12 RXFUL11 RXFUL10	RXFUL15 RXFUL14 RXFUL13 RXFUL12 RXFUL1	RXFUL13 RXFUL12 RXFUL1	RXFUL13 RXFUL12 RXFUL1	RXFUL1	XFUL11 RXFUL10	RXFUL10		RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	5 RXFUL4	-4 RXFUL3	-3 RXFUL2		RXFUL1 R	RXFULO	0 00 0
0422 RXFUL31 RXFUL30 RXFUL29 RXFUL28 RXFUL27 RXFUL26 RXFUL25	RXFUL31 RXFUL30 RXFUL29	RXFUL30 RXFUL29 RXFUL28 RXFUL27 RXFUL26	RXFUL29 RXFUL28 RXFUL27 RXFUL26	3XFUL28 RXFUL27 RXFUL26	XFUL27 RXFUL26	RXFUL26		RXFUL25		RXFUL23	RXFUL24 RXFUL23 RXFUL22		1 RXFUL	RXFUL21 RXFUL20 RXFUL19 RXFUL18	19 RXFUL	18 RXFUL17		RXFUL16	0000
0428 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10	RXOVF11	RXOVF11	RXOVF11	RXOVF11	~	RXOVF10		RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	5 RXOVF4	=4 RXOVF3	-3 RXOVF2	F2 RXOVF1		RXOVF0	0 00 0
RXOVF29 RXOVF28 RXOVF27 RXOVF26	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26	RXOVF26	RXOVF26	RXOVF26	RXOVF26			RXOVF25		RXOVF23	RXOVF24 RXOVF23 RXOVF22	RXOVF21	21 RXOVF20	20 RXOVF19	19 RXOVF18		RXOVF17 R)	RXOVF16	0 00 0
0430 TXEN1 TXABT1 TXLARB1 TXERR1 TXREQ1 RTREN1	TXEN1 TXABT1 TXLARB1 TXERR1 TXREQ1	TXLARB1 TXERR1 TXREQ1	TXLARB1 TXERR1 TXREQ1	TXREQ1		RTREN1		TX1PR	TX1PRI<1:0>	TXEN0	TXABAT0 TXLARB0	TXLARB	0 TXERRO	R0 TXREQ0	0 RTRENO		TX0PRI<1:0>	:0>	0000
0432 TXEN3 TXABT3 TXLARB3 TXERR3 TXREQ3 RTREN3	TXABT3 TXLARB3 TXERR3 TXREQ3	TXLARB3 TXERR3 TXREQ3	TXLARB3 TXERR3 TXREQ3	TXREQ3		RTREN3		TX3PR	TX3PRI<1:0>	TXEN2	TXABAT2 TXLARB2	TXLARB.	2 TXERR2	R2 TXREQ2	22 RTREN2	-	TX2PRI<1:0>	<0:	0000
0434 TXEN5 TXABT5 TXLARB5 TXERR5 TXREQ5 RTREN5	TXABT5 TXLARB5 TXERR5 TXREQ5	TXLARB5 TXERR5 TXREQ5	TXERR5 TXREQ5	TXREQ5		RTREN5	-	TX5PRI<1:0>	l<1:0>	TXEN4	TXABAT4	TXLARB4	4 TXERR4	R4 TXREQ4	24 RTREN4		TX4PRI<1:0>	<0:	0000
0436 TXEN7 TXABT7 TXLARB7 TXERR7 TXREQ7 RTREN7	TXABT7 TXLARB7 TXERR7 TXREQ7	TXLARB7 TXERR7 TXREQ7	TXERR7 TXREQ7	TXREQ7	2	RTREN 7		TX7PR	TX7PRI<1:0>	TXEN6	TXABAT6	TXLARB6	6 TXERR6	R6 TXREQ6	06 RTREN6		TX6PRI<1:0>	<0:	XXXX
0440									Received [Received Data Word									XXXX

DS70593B-page 60

C1TXD Legend:

0442

XXXX

Transmit Data Word

 \mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

						ľ		ľ		ſ							
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0) All Resets
	0400- 041E							w.	See definition when WIN = x	on when V	VIN = x						
C1BUFPNT1	0420		F3BP<3:0>	:3:0>			F2BP<3:0>	<3:0>			F1BP<3:0>	<3:0>			F0BP<3:0>	:3:0>	0000
C1BUFPNT2	0422		F7BP<3:0>	:3:0>			F6BP<3:0>	<3:0>			F5BP<3:0>	<3:0>			F4BP<3:0>	:3:0>	0000
C1BUFPNT3	0424		F11BP<3:0>	<3:0>			F10BP<3:0>	<3:0>			F9BP<3:0>	<3:0>			F8BP<3:0>	:3:0>	0000
C1BUFPNT4	0426		F15BP<3:0>	<3:0>			F14BP<3:0>	<3:0>			F13BP<3:0>	<3:0>			F12BP<3:0>	<3:0>	0000
C1RXM0SID	0430				SID<10:3>	10:3>					SID<2:0>			MIDE	Ι	EID<17:16>	XXXX
C1RXM0EID	0432				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXM1SID	0434				SID<`	SID<10:3>					SID<2:0>			MIDE		EID<17:16>	XXXX
C1RXM1EID	0436				EID<	EID<15:8>							EID<7:0>	7:0>			XXXX
C1RXM2SID	0438				SID<`	SID<10:3>					SID<2:0>			MIDE		EID<17:16>	XXXX
C1RXM2EID	043A				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF0SID	0440				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF0EID	0442				EID<	EID<15:8>							EID<7:0>	7:0>			XXXX
C1RXF1SID	0444				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF1EID	0446				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF2SID	0448				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	XXXX
C1RXF2EID	044A				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF3SID	044C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF3EID	044E				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF4SID	0450				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	XXXX
C1RXF4EID	0452				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF5SID	0454				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	XXXX
C1RXF5EID	0456				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF6SID	0458				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF6EID	045A				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF7SID	045C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF7EID	045E				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF8SID	0460				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	XXXX
C1RXF8EID	0462				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF9SID	0464				SID<	SID<10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF9EID	0466				EID<15:8>	15:8>							EID<7:0>	7:0>			XXXX
C1RXF10SID	0468				SID<10:3>	10:3>					SID<2:0>			EXIDE	I	EID<17:16>	XXXX
C1R XF10FID	1010																

© 2009 Microchip Technology Inc.

File Name Addr Bit 15 B														
	Bit 14 Bit 13	3 Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0	All Resets
C1RXF11SID 046C		SIL	SID<10:3>					SID<2:0>			EXIDE		EID<17:16>	XXXX
C1RXF11EID 046E		EIC	EID<15:8>							EID<7:0>	2:0>			XXXX
C1RXF12SID 0470		SIL	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	XXXX
C1RXF12EID 0472		EIC	EID<15:8>							EID<7:0>	7:0>			XXXX
C1RXF13SID 0474		SIL	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	XXXX
C1RXF13EID 0476		EIC	EID<15:8>							EID<7:0>	7:0>			XXXX
C1RXF14SID 0478		SIE	SID<10:3>					SID<2:0>		-	EXIDE	-	EID<17:16>	XXXX
C1RXF14EID 047A		EIC	EID<15:8>							EID<7:0>	7:0>			XXXX
C1RXF15SID 047C		SIL	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	XXXX
C1RXF15EID 047E		EIC	EID<15:8>							EID<7:0>	7:0>			XXXX

TABLE 4-21 :		ECAN2	ECAN2 REGISTER MAP WHEN C2CTRL1.WIN =	ER MA	P WHE	N C2C1	TRL1.W	0	OR 1	-OR ds	FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY	DXXX	P706A	708A/	710A D	EVICE	S ONLY	,	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	2 Bit 11		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
C2CTRL1	0500	I	Ι	CSIDL	- ABAT		1	REQ(REQOP<2:0>		OPMC	OPMODE<2:0>		I	CANCAP	Ι		MIN	0480
C2CTRL2	0502	Ι	I								I					DNCNT<4:0>			0000
C2VEC	0504	Ι	Ι				FILHIT<4:0>	<4:0>			I			-	ICODE<6:0>	^			0000
C2FCTRL	0506		DMABS<2:0>	~	Ι	1	-									FSA<4:0>			0000
C2FIFO	0508	Ι	I			ш	FBP<5:0>				I				FNRB	FNRB<5:0>			0000
C2INTF	050A	Ι	I	TXBO	TXBP	P RXBP		TXWAR R)	RXWAR EV	EWARN	IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	Ι	Ι	Ι		1					IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE	0000
CZEC	050E				TERR	TERRCNT<7:0>								RERRCNT<7:0>	T<7:0>				0000
C2CFG1	0510	I	I								SJW<1:0>	4			BRP.	BRP<5:0>			0000
C2CFG2	0512	I	WAKFIL	I		1		SEG2	SEG2PH<2:0>	SI	SEG2PHTS	SAM	SE	SEG1PH<2:0>	4	4	PRSEG<2:0>	^	0000
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	13 FLTEN12	Ľ.	TEN11 FLT	FLTEN10 FL	FLTEN9 FL	FLTEN8	FLTEN7 F	FLTEN6	FLTEN5 FLTEN4	-LTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C2FMSKSEL1	0518		F7MSK<1:0>	F6N	F6MSK<1:0>	Ľ	F5MSK<1:0>		F4MSK<1:0>	1:0>	F3MSK<1:0>		F2MSK<1:0>	<1:0>	F1MSK<1:0>	<1:0>	FOMSI	F0MSK<1:0>	0000
C2FMSKSEL2	051A		F15MSK<1:0>	F14	F14MSK<1:0>	Ľ	F13MSK<1:0>		F12MSK<1:0>	1:0>	F11MSK<1:0>	-0:	F10MSK<1:0>	<1:0>	F9MSK<1:0>	<1:0>	F8MSI	F8MSK<1:0>	0000
Legend: —= TABLE 4-22:	-= unir	nplemented, ECAN2	 unimplemented, read as '0'. Keset values are shown in hexadecimal. ECAN2 REGISTER MAP WHEN C2CTRL1.V 	ER MA	P WHEI	N C2C1	adecimal.	0 = NI	FOR d	sPIC33	xadecmai. 3TRL1.WIN = 0 FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY	3P706/	V708A	710A	DEVICE	ES ONI	≻.		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	7 Bit 6		Bit 5 E	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
	0500- 051E							S	See definition when WIN = x	ion when	WIN = x								
C2RXFUL1	0520 F	RXFUL15 R	RXFUL14 R)	RXFUL13 F	RXFUL12	RXFUL11	RXFUL10	RXFUL9	9 RXFUL8	L8 RXFUL7	UL7 RXFUL6		RXFUL5 RX	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522 F	RXFUL31 R	RXFUL30 R)	RXFUL29 F	RXFUL28	RXFUL27	RXFUL26	3 RXFUL25	25 RXFUL24	-24 RXFUL23	JL23 RXFUL22		RXFUL21 RXI	RXFUL20 F	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528 F	RXOVF15 R	RXOVF14 R>	RXOVF13 F	RXOVF12	RXOVF11	RXOVF10	RXOVF09	09 RXOVF08	F08 RXOVF7	VF7 RXOVF6		RXOVF5 RX	RXOVF4 F	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C2RXOVF2	052A F	RXOVF31 R	RXOVF30 RXOVF29		RXOVF28 RXOVF27	RXOVF27	RXOVF26		RXOVF25 RXOVF24	F24 RXOVF23	/F23 RXOVF22		RXOVF21 RX	RXOVF20 R	RXOVF19 RXOVF18	XOVF18		RXOVF17 RXOVF16	0000
C2TR01CON	0530	TXEN1	TX ABAT1 L	TX LARB1	TX ERR1	TX REQ1	RTREN1		TX1PRI<1:0>	TXENO	NO TX ABATO		TX LARB0 E	TX ERR0	REQ0	RTRENO	TX0PF	TX0PRI<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3 L	TX LARB3	TX ERR3	TX REQ3	RTREN3	-	TX3PRI<1:0>	TXEN2	NZ TX ABAT2		TX LARB2 E	TX ERR2	TX REQ2	RTREN2	ТХ2РF	TX2PRI<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5 L	TX LARB5	TX ERR5	TX REQ5	RTREN5		TX5PRI<1:0>	TXEN4	N4 TX ABAT4		TX LARB4 E	TX ERR4	TX REQ4	RTREN4	TX4PF	TX4PRI<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7 L	TX LARB7	TX ERR7	TX REQ7	RTREN7		TX7PRI<1:0>	TXEN6	NG TX ABAT6		TX LARB6 E	TX ERR6	TX REQ6	RTREN6	тх6рғ	TX6PRI<1:0>	XXXX
C2RXD	0540								Reciev	Recieved Data Word	/ord								XXXX
COTXD	0542								Tranen	Transmit Data Word	ord								

Fund Bit Bit <th></th>																		
000 FEB-GLD FED-GLD FED-GLD FED-GLD FED-GLD FED-GLD FED-GLD FED-GLD FE	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		All tesets
NIC F3BP-430- F3BP-430- F3BP-430- F4BP-430- F4BP-410- F4BP-410- F4BP-410- F4BP-410- F4DP-410- F4D-		0500							See	definition	when WIN	×						
Non-motion Fiber-date Fiber-date Fiber-date Fiber-date 052 F100-date F100-date F100-date F100-date F100-date 053 F100-date F100-date F100-date F100-date F100-date 054 F100-date F100-date F100-date F100-date <td></td> <td></td> <td></td> <td>2000</td> <td>-0.67</td> <td></td> <td></td> <td></td> <td>-0.0</td> <td></td> <td></td> <td>C1DD</td> <td>0.0</td> <td></td> <td></td> <td></td> <td>-0-6-1</td> <td>0000</td>				2000	-0.67				-0.0			C1DD	0.0				-0-6-1	0000
Not FTERPAGE FORMAGE FORMAGE FORMAGE FORMAGE FORMAGE 058 F18PAGE F18PAGE F18PAGE F18PAGE F18PAGE 058 E104745 F148PAGE F148PAGE F18PAGE F18PAGE 058 E104765 E104765 E104776 E104776 058 E104765 S10-200 S10-200 S10-200 S10-200 058 E104765 S10-200 S10-200 S10-200 S10-200 S10-200 054 E104765 E104765 E104765 E104765 E104765 054 E10466 S10-200 S10-200 E104765 E104765 054 E10466 S10-200 S10-200 S10-200 S10-200 S10-200 054 E104765 E104765 E104765 E104765 E104765 E104765 054 E104765 E104765 E104765 E104765 E104765 E104765 054 E104765 E104765 E104765 E104765 <td></td> <td></td> <td></td> <td></td> <td>0.0</td> <td></td> <td></td> <td></td> <td>~~~~</td> <td></td> <td></td> <td></td> <td><0.0</td> <td></td> <td></td> <td></td> <td><0.02</td> <td></td>					0.0				~~~~				<0.0				<0.02	
Differ F1BPC-XID F1BPC-XID F1BPC-XID F1BPC-XID 050 F15BPC-XID F14BPC-XID F14BPC-XID F16BPC-XID 050 E10-17-16- E10-17-16- E10-17-16- E10-17-16- 050 E10-17-16- <td< td=""><td>CZBUFFINIZ</td><td>77CN</td><td></td><td>F/BF4</td><td><3:0></td><td></td><td></td><td>LOBPS</td><td><0.0</td><td></td><td></td><td>1001</td><td>c3:U></td><td></td><td></td><td>14D1</td><td><3.0></td><td>0000</td></td<>	CZBUFFINIZ	77CN		F/BF4	<3:0>			LOBPS	<0.0			1001	c3:U>			14D1	<3.0>	0000
Interpretation F148Pc.30. F1	C2BUFPNT3	_		F11BP	<3:0>			F10BP<	3:0>			F9BP4	<3:0>			F8BF	<3:0>	 0000
000000000000000000000000000000000000	C2BUFPNT4			F15BP	<3:0>			F14BP<	3:0>			F13BP	<3:0>			F12BI	><3:0>	0000
Red EID EID <td>C2RXM0SID</td> <td>0530</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>Ι</td> <td>AIDE</td> <td>-</td> <td>EID<17:16</td> <td>XXXX</td>	C2RXM0SID	0530				SID<1	0:3>					SID<2:0>		Ι	AIDE	-	EID<17:16	XXXX
(62) (610.3.) (610.3.) (610.1.) (610.1.) (610.1.) (63) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (63) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (63) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (64) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (64) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (610.3.) (64) (610.3.)	C2RXM0EID	0532				EID<1	5:8>							EID<	:7:0>			XXXX
0630 EID EID EID FID FID </td <td>C2RXM1SID</td> <td>0534</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>Ι</td> <td>AIDE</td> <td>Ι</td> <td>EID<17:16</td> <td>XXXX</td>	C2RXM1SID	0534				SID<1	0:3>					SID<2:0>		Ι	AIDE	Ι	EID<17:16	XXXX
0638 BID BID <td>C2RXM1EID</td> <td>0536</td> <td></td> <td></td> <td></td> <td>EID<1</td> <td>5:8></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID<</td> <td>7:0></td> <td></td> <td></td> <td>XXXX</td>	C2RXM1EID	0536				EID<1	5:8>							EID<	7:0>			XXXX
(63) EID EID <td>C2RXM2SID</td> <td>0538</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>MIDE</td> <td>Ι</td> <td>EID<17:16</td> <td>XXXX</td>	C2RXM2SID	0538				SID<1	0:3>					SID<2:0>		I	MIDE	Ι	EID<17:16	XXXX
0640 EID EID <td>C2RXM2EID</td> <td>053A</td> <td></td> <td></td> <td></td> <td>EID<1</td> <td>5:8></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID<</td> <td>:7:0></td> <td></td> <td></td> <td>XXXX</td>	C2RXM2EID	053A				EID<1	5:8>							EID<	:7:0>			XXXX
062 EID-F15. EID-F15. 054 EID-F15. EID-F15. EID-F10. 054 EID-F10. EID-F10. EID-F10. 055 EID-F10. EID-F10. EID-F10. 056 EID-F10. EID-F10. EID-F10. 056 EID-F10. EID-F10. EID-F10. 056 EID-F10. EID-F10. EID-F10. 057 EID-F10. EID-F10. EID-F10. 056 EID-F10. EID-F10. EID-F10. 050 EID-F10.	C2RXF0SID	0540				SID<1	0:3>					SID<2:0>		-	EXIDE	Ι	EID<17:16	 XXXX
064 BID-2(0.) SID-2(0.) I E(D:1) E 064 E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) 064 E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) 064 E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) 064 E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) 064 E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) E(D:1) 064 E(D:1)	C2RXF0EID	0542				EID<1	5:8>							EID<	:7:0>			XXXX
0646 EIDC-FLG-5 EIDC-FLG-5 EIDC-FLG-5 0547 $EIDC-FLG-5$ <td>C2RXF1SID</td> <td>0544</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>EXIDE</td> <td> </td> <td>EID<17:16</td> <td>XXXX</td>	C2RXF1SID	0544				SID<1	0:3>					SID<2:0>		I	EXIDE		EID<17:16	XXXX
(64) (61) <th< td=""><td>C2RXF1EID</td><td>0546</td><td></td><td></td><td></td><td>EID<1</td><td>5:8></td><td></td><td></td><td></td><td></td><td></td><td></td><td>EID<</td><td>:7:0></td><td></td><td></td><td>XXXX</td></th<>	C2RXF1EID	0546				EID<1	5:8>							EID<	:7:0>			XXXX
054 EID EID <td>C2RXF2SID</td> <td>0548</td> <td></td> <td></td> <td></td> <td>SID<1</td> <td>0:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>EXIDE</td> <td> </td> <td>EID<17:16</td> <td>XXXX</td>	C2RXF2SID	0548				SID<1	0:3>					SID<2:0>			EXIDE		EID<17:16	XXXX
050 SID SID SID EX EX EX 054 ED ED FD FD <td< td=""><td>C2RXF2EID</td><td>054A</td><td></td><td></td><td></td><td>EID<1</td><td>5:8></td><td></td><td></td><td></td><td></td><td></td><td></td><td>EID<</td><td>:7:0></td><td></td><td></td><td>XXXX</td></td<>	C2RXF2EID	054A				EID<1	5:8>							EID<	:7:0>			XXXX
054E EID EID <th< td=""><td>C2RXF3SID</td><td>054C</td><td></td><td></td><td></td><td>SID<1</td><td>0:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td> </td><td>EID<17:16</td><td>XXXX</td></th<>	C2RXF3SID	054C				SID<1	0:3>					SID<2:0>			EXIDE		EID<17:16	XXXX
050 DIC-10.3 DIC-17.5 Inc.	C2RXF3EID	054E				EID<1	5:8>							EID<	:7:0>			XXXX
052 Elb	C2RXF4SID	0550				SID<1	0:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16	 XXXX
054 Elbertistication Elbertistication Elbertistication Elbertistication 056 Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication 056 Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication 056 Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication 056 Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication Elbertistication 056 Elbertistication	C2RXF4EID	0552				EID<1	5:8>							EID<	:7:0>			XXXX
0566 EID< EID																		

E 4-2	23:	ECAN2	TABLE 4-23: ECAN2 REGISTER MAP WHEN	TER MA	P WHEI	N C2CT	FRL1.WI	IN = 1 F	OR dsP	IC33FJ	XXXGP7	706A/70	8A/710	A DEVI	CES ON	I C2CTRL1.WIN = 1 FOR dsPIC33FJXXXGP706A/708A/710A DEVICES ONLY (CONTINUED)	LINUED	<u>j</u> us
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 R	All Resets
C2RXF10EID	056A				EID<15:8>	5:8>							EID<	EID<7:0>				xxxx
C2RXF11SID	056C				SID<10:3>	0:3>					SID<2:0>		Ι	EXIDE	—	EID<17:16>		xxxx
C2RXF11EID	056E				EID<15:8>	5:8>							EID<	EID<7:0>			~	XXXX
C2RXF12SID	0230				SID<10:3>	0:3>					SID<2:0>		Ι	EXIDE	—	EID<17:16>		xxxx
2EID	C2RXF12EID 0572				EID<15:8>	5:8>							EID<	EID<7:0>				XXXX
C2RXF13SID	0574				SID<10:3>	0:3>					SID<2:0>			EXIDE		EID<17:16>		XXXX
C2RXF13EID	0576				EID<15:8>	5:8>							EID<	EID<7:0>				XXXX
C2RXF14SID	0578				SID<10:3>	0:3>					SID<2:0>		I	EXIDE	-	EID<17:16>		хххх
4EID	C2RXF14EID 057A				EID<15:8>	5:8>							EID<	EID<7:0>				
C2RXF15SID	057C				SID<10:3>	0:3>					SID<2:0>		I	EXIDE	-	EID<17:16>		XXXX
5EID	C2RXF15EID 057E				EID<15:8>	5:8>							EID<	EID<7:0>				XXXX
Legend:	x = unkn	own value	x = unknown value on Reset, — = unimplemented, rea	– = unimpl∈	emented, re	ad as '0'. R	d as '0'. Reset values are shown in hexadecimal.	s are showr	n in hexade	cimal.								

查询dsPIC33FJ256GP710A供应商

© 2009 Microchip Technology Inc.

TABLE 4-24:	t-24:	DCI R	EGIST	DCI REGISTER MAP	_														查议
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	旬dsF
DCICON1	0280	DCIEN	Ι	DCISIDF	I	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	I	1	Ι	COFSM1	COFSM0	0000 0000 0000 0000	PIC
DCICON2	0282	Ι	I	Ι	I	BLEN1	BLENO	1		COFSG<3:0>	<3:0>		I		Ň	WS<3:0>		0000 0000 0000 0000	33
DCICON3	0284	I	I	I							BCG<11:0>	<0>						0000 0000 0000 0000	FJ
DCISTAT	0286			Ι	I	SLOT3	SLOT2	SLOT1	SLOT0		I	I	I	ROV	RFUL	TUNF	тмртү	0000 0000 0000 0000	25
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000 0000 0000 0000	6G
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	0000 0000 0000 0000	P7
RXBUF0	0290							Receive B	Receive Buffer #0 Data Register	ata Regist	er							0000 0000 0000 0000	10
RXBUF1	0292							Receive B	Receive Buffer #1 Data Register	ata Regist	er							0000 0000 0000 0000	A¢
RXBUF2	0294							Receive Bi	Receive Buffer #2 Data Register	ata Regist	er							0000 0000 0000 0000	共区
RXBUF3	0296							Receive B	Receive Buffer #3 Data Register	ata Regist	er							0000 0000 0000 0000	Ì
TXBUF0	0298							Transmit Buffer #0 Data Register	uffer #0 D٤	ata Regist	ter							0000 0000 0000 0000	う
TXBUF1	029A							Transmit Buffer #1 Data Register	uffer #1 Ds	ata Regist	ter							0000 0000 0000 0000	
TXBUF2	029C							Transmit Buffer #2 Data Register	uffer #2 D6	ata Regist	ter							0000 0000 0000 0000	
TXBUF3	029E							Transmit Buffer #3 Data Register	uffer #3 D6	ata Regist	ter							0000 0000 0000 0000	
Legend: Note 1:	— = ui Refer 1	nimplemer to the "dsF	— = unimplemented, read as ^{'0'} Refer to the <i>"dsPlC33F/PlC24</i> H	— = unimplemented, read as '0'. Refer to the "dsPIC33F/PIC24H Family Reference Manual" for descriptions of register bit fields.	. Reference	∋ Manual" fc	or descriptic	of regis	ter bit field	s.									
TABLE 4-25:	1-25:	PORT	A REG	PORTA REGISTER MAP ⁽¹⁾	1AP ⁽¹⁾														

					-													
File Name	Addr	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	02C0 TRISA15 TRISA14 TRISA13 TRISA12	TRISA14	TRISA13	TRISA12	I	TRISA10 TRISA9	TRISA9	I	TRISA7	TRISA7 TRISA6	TRISA5	TRISA4 -	FRISA3	TRISA2	TRISA1	TRISAO	F6FF
PORTA	02C2	RA15	RA14	RA13	RA12	Ι	RA10	6A9	Ι	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RAO	XXXX
LATA	02C4	02C4 LATA15 LATA14 LATA13 LATA12	LATA14	LATA13	LATA12	Ι	LATA10	LATA9	Ι	LATA7	LATA7 LATA6	LATA5	LATA4	LATA3 LATA2	LATA2	LATA1	LATA0	XXXX
ODCA ⁽²⁾	0000	06C0 ODCA15 ODCA14	ODCA14	-	I	Ι	Ι	-	Ι		Ι	ODCA5	ODCA4	ODCA3 ODCA2	ODCA2	ODCA1	ODCA0	0000
l enend.	v = unk	entev awou.	on Reset	-= unimple	amented re-	a,∪, se pe	Pecet values	arand:	n hevaderi	mal for Pir	Hinh devic	va						

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. Legend: Note 1:

PORTB REGISTER MAP⁽¹⁾ **TABLE 4-26:**

File Name Addr	Addr	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	02C6 TRISB15 TRISB14 TRISB13 TRISB12	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB11 TRISB10 TRISB9 TRISB8 TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB1	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	02C8 RB15 RB14 RB13	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXXX
LATB	02CA	02CA LATB15 LATB14 LATB13 LATB12	LATB14	LATB13	LATB12		LATB11 LATB10 LATB9 LATB8	LATB9	LATB8	LATB7	LATB6 LATB5 LATB4 LATB3 LATB2	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXXX
Legend: $x = unknown value on Reset, — = unimplemented, resNote 1: The actual set of I/O port pins varies from one device t$	x = unkr The actu	x = unknown value on Reset, $$ unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	on Reset, -) port pins v	— = unimple /aries from (emented, rea	ad as '0'. R to another.	ad as '0'. Reset values are shown in hexadecimal for PinHigh to another. Please refer to the corresponding pinout diagrams.	are shown r to the corr	in hexadec responding	simal for Pir. pinout diag	High device rams.	ss.						

DS70593B-page 66

查询ds	PIC3	3F	J2	56	GP71	0A供	的过来	5													, , , , , , , , , , , , , , , , , , ,			
	AII Resets	FOLE	XXXXX	XXXX			All Resets	FFF	XXXX	XXXX	0000			All Resets	00FF	XXXX	XXXX			All Resets	31 FF	XXXX	XXXX	0000
	Bit 0	I	Ι	Ι			Bit 0	TRISD0	RD0	LATD0	ODCD0			Bit 0	TRISE0	RE0	LATE0			Bit 0	TRISF0	RF0	LATF0	ODCF0
	Bit 1	TRISC1	RC1	LATC1			Bit 1	TRISD1	RD1	LATD1	ODCD1			Bit 1	TRISE1	RE1	LATE1			Bit 1	TRISF1	RF1	LATF1	ODCF1
	Bit 2	TRISC2	RC2	LATC2			Bit 2	TRISD2	RD2	LATD2	ODCD2			Bit 2	TRISE2	RE2	LATE2			Bit 2	TRISF2	RF2	LATF2	ODCF2
	Bit 3	TRISC3	RC3	LATC3			Bit 3	TRISD3	RD3	LATD3	ODCD3			Bit 3	TRISE3	RE3	LATE3			Bit 3	TRISF3	RF3	LATF3	ODCF3
	Bit 4	TRISC4	RC4	LATC4			Bit 4	5 TRISD4	RD4	LATD4	ODCD4			Bit 4	TRISE4	RE4	LATE4			Bit 4	TRISF4	RF4	LATF4	ODCF4
	Bit 5		1	1	ces.		Bit 5	5 TRISD5	RD5	LATD5	S ODCD5	Ges.	-	Bit 5	TRISE5	RE5	LATE5	Ces.		Bit 5	TRISF5	RF5	LATF5	ODCF5
	Bit 6				nHigh devic grams.		Bit 6	7 TRISD6	RD6	LATD6	7 ODCD6	nHigh devic grams.	-	Bit 6	TRISE6	RE6	LATE6	nHigh devic grams.		Bit 6	TRISF6	RF6	LATF6	ODCF6
	Bit 7	1		1	simal for Pii pinout dia		Bit 7	8 TRISD7	RD7	3 LATD7	8 ODCD7	simal for Pii pinout dia	-	Bit 7	TRISE7	RE7	LATE7	simal for Pii pinout dia		Bit 7	TRISF7	RF7	LATF7	ODCF7
	Bit 8				in hexadeo responding		Bit 8	99 TRISD8	RD8	9 LATD8	9 ODCD8	in hexadeo responding	-	Bit 8	1			in hexadeo responding		Bit 8	TRISF8	RF8	LATF8	ODCF8
	Bit 9		1		are shown r to the cor		Bit 9	10 TRISD9	RD9	0 LATD9	0 ODCD9	are shown r to the cor	-	Bit 9	1			are shown r to the cor		Bit 9		I		
	Bit 10				sset values Please refe		Bit 10	1 TRISD10	RD10	LATD10	ODCD10	sset values Please refe	-	Bit 10				sset values Please refe		Bit 10		I		1
	Bit 11				d as '0'. Ré another. F		Bit 11	TRISD11	RD11	LATD11	ODCD11	d as '0'. Re o another. F	-	Bit 11				d as '0'. Re o another. F		Bit 11		I		1
P(1)	Bit 12	TRISC12	RC12	LATC12	nented, rea ne device t	P(1)	Bit 12	TRISD12	RD12	LATD12	ODCD12	nented, rea ne device to	D(1)	Bit 12				nented, rea ne device t	(1) C	Bit 12	TRISF12	RF12	LATF12	ODCF12
ler ma	Bit 13	TRISC13 T	RC13	LATC13 1	 = unimpler aries from o 	IER MA	Bit 13	TRISD13	RD13	LATD13	ODCD13	· = unimpler aries from o	ER MA	Bit 13	1			 = unimpler aries from o 	ER MAI	Bit 13	TRISF13	RF13	LATF13	ODCF13
REGISI	Bit 14	TRISC14 1	RC14	LATC14	n Reset, — port pins va	REGISI	Bit 14	TRISD14	RD14	LATD14	ODCD14	n Reset, — port pins va	REGIST	Bit 14	1			n Reset, — port pins va	REGIST	Bit 14	L	I		
PORTC REGISTER MAP ⁽¹⁾	Bit 15	TRISC15 1	RC15	LATC15 1	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	PORTD REGISTER MAP ⁽¹⁾	Bit 15	TRISD15	RD15	LATD15	ODCD15	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	PORTE REGISTER MAP ⁽¹⁾	Bit 15				x = unknown value on Reset, $$ unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	PORTF REGISTER MAP ⁽¹⁾	Bit 15				
	Addr	02CC T	02CE	02D0 1	x = unknc The actua		Addr	02D2	02D4	02D6	06D2	x = unknc The actua	-	Addr	02D8	02DA	02DC	x = unknc The actua		Addr	02DE	02E0	02E2	06DE
TABLE 4-27:	File Name	TRISC	PORTC	LATC	Legend: Note 1:	TABLE 4-28:	File Name	TRISD	PORTD	LATD	ODCD	Legend: Note 1:	TABLE 4-29:	File Name	TRISE	PORTE	LATE	Legend: Note 1:	TABLE 4-30:	File Name	TRISF	PORTF	LATF	ODCF
Τ¢	ï	ТБ	Ы	LA	йĽ	Τ	ΪĹ	TF	Ы	LA	ю	ŇĽ	1	Ϊ	TR	Ы	LA	йĽ	τ	ΪĹ	TF	Ч	LA	ō

© 2009 Microchip Technology Inc.

Legend: Note 1:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

0030

0000

TUN<5:0>

PLLDIV<8:0>

查询dsPIC33FJ256GP710A供应商

0000 XXXXX

All Resets

F3CF XXXXX

	Bit 0	TRISG0	RG0	LATG0	0DCG0
	Bit 1	TRISG2 TRISG1	RG1	LATG1	ODCG2 ODCG1
	Bit 2	TRISG2	RG2	LATG2	ODCG2
	Bit 3	TRISG3	RG3	LATG3	0DCG3
	Bit 4	Ι	Ι	-	Ι
	Bit 5	I	Ι	Ι	I
	Bit 6	TRISG6	RG6	LATG6	0DCG6
	Bit 7 Bit 6	TRISG7 TRISG6	RG7	LATG7	ODCG8 ODCG7 ODCG6
	Bit 8	TRISG8	RG8	LATG8	ODCG8
	Bit 11 Bit 10 Bit 9	TRISG9	RG9	LATG9 L	690QO
	Bit 10	I	Ι	Ι	
	Bit 11	Ι	Ι	Ι	Ι
AP ⁽¹⁾	Bit 12	TRISG12	RG12	LATG12	ODCG12
FER MAI	Bit 13	TRISG13	RG13	LATG13	ODCG13
REGISI	Bit 14	TRISG14	RG14	LATG14	ODCG14
PORTG	Bit 15 Bit 14 Bit 13	02E4 TRISG15 TRISG14 TRISG13	RG15	02E8 LATG15 LATG14 LATG13	06E4 0DCG15 0DCG14 0DCG13
I-31:	Addr	02E4	02E6	02E8	06E4
TABLE 4-31: PORTG REGISTER M	File Name Addr	TRISG	PORTG	LATG	ODCG

— = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

x = unknown value on Reset,

÷

Note

Legend:

TABLE 4-32: SYSTEM CONTROL REGISTER	1-32:	SYSTE	EM CON		REGIST	ER MAP	۵											(10A [.]
File Name	Addr	Bit 15	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	В	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	it 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0		All Resets
RCON	0740	TRAPR	RCON 0740 TRAPR IOPUWR		1	I	I		VREGS	- VREGS EXTR SWR SWDTEN WDTO SLEEP IDLE	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR POR	POR	行 (J)XXXXX
OSCCON 0742	0742		0	COSC<2:0>	^		2	NOSC<2:0>		СГКГОСК —		LOCK		СF	I	LPOSCEN OSWEN 0300(2)	OSWEN	0300 (2)
CLKDIV 0744 ROI	0744	ROI		DOZE<2:0>		DOZEN	Ē	FRCDIV<2:0>	4	PLLPOST<1:0>	T<1:0>	Ι		P	PLLPRE<4:0>	6		3040

'n in hexadecimal.
ues are show
)'. Reset vali
, read as '0
nplemented
t, — = unim
e on Reset,
snown valu
yun = x
Legend:

0748 0746

OSCTUN

PLLFBD

RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset. ÷ Note

ä

NVM REGISTER MAP TABLE 4-33:

File Name	Addr	Bit 15	Bit 14	File Name Addr Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	/MCON 0760	WR	WREN	WRERR			1	1			ERASE	1	1		NVMOP<3:0>	<3:0>		0000 (1)
NVMKEY	0766	Ι		Ι	I	I	I	I	I				NVMKEY<7:0:	Y<7:0>				0000
Legend:	x = unkr	- hrown value on Reset,	on Reset, -	${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	mented, rea	ad as '0'. R	Reset values	values are shown	in hexadec	imal.								

Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset. ÷ Note

PMD REGISTER MAP TABLE 4-34:

	-																	
File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Addr	Bit 15	Bit 14	Bit 13	Bit 12	-	it 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	0770 T5MD T4MD T3MD T2MD T1	T1MD			DCIMD	DCIMD I2C1MD U2MD U1MD SPI2MD SPI1MD C2MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD AD1MD 0000	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	0772 IC8MD IC7MD IC6MD IC6MD IC6MD IC4MD IC3MD IC2MD IC1MD OC8MD OC8MD OC7MD OC6MD OC6MD OC4MD OC3MD OC2MD OC1MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	0774 T9MD T8MD T7MD T6MD	T8MD	T7MD	T6MD	Ι		I		Ι		I	I	I	I	I2C2MD AD2MD	AD2MD	0000
Legend:		own value	on Reset,	— = unimp	olemented,	read as '0'	. Reset val	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	wn in hexa	decimal.								

查询dsPIC33FJ256GP710A供应商 4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXGPX06A/X08A/X10A devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

查询dsPIC33FJ256GP710A供应商 TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing		
	mode specified in the instruction can differ		
	for the source and destination EA.		
	However, the 4-bit Wb (Register Offset)		
	field is shared between both source and		
	destination (but typically only used by		
	one).		

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	Addr	essii	ng modes give	n above. I	ndivi	dual
	instru	uctio	ns may suppo	rt differen	t sub	sets
	of the	ese /	Addressing mo	odes.		

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s only	available	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD ACC, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing

查询dsPIC33FJ256GP710A供应商

can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商 4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. In the event that the user attempts
	to do so, Bit-Reversed Addressing will
	assume priority when active for the X
	WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




TABLE 4-36: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

							,				
	Normal Address					Bit-Reversed Address					
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal		
0	0	0	0	0	0	0	0	0	0		
0	0	0	1	1	1	0	0	0	8		
0	0	1	0	2	0	1	0	0	4		
0	0	1	1	3	1	1	0	0	12		
0	1	0	0	4	0	0	1	0	2		
0	1	0	1	5	1	0	1	0	10		
0	1	1	0	6	0	1	1	0	6		
0	1	1	1	7	1	1	1	0	14		
1	0	0	0	8	0	0	0	1	1		
1	0	0	1	9	1	0	0	1	9		
1	0	1	0	10	0	1	0	1	5		
1	0	1	1	11	1	1	0	1	13		
1	1	0	0	12	0	0	1	1	3		
1	1	0	1	13	1	0	1	1	11		
1	1	1	0	14	0	1	1	1	7		
1	1	1	1	15	1	1	1	1	15		

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-37 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-37: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0 PC<22:1>				0	
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0					
TBLRD/TBLWT	User	TBLPAG<7:0> Data EA<15:0					
(Byte/Word Read/Write)		0xxx xxxx xxx xx			***		
	Configuration	TBLPAG<7:0> Data EA<15:0>					
		1xxx xxxx xx			xxxx xxxx xxxx xxxx		
Program Space Visibility	User	0 PSVPAG<7		':0>	Data EA<14:	0> ⁽¹⁾	
(Block Remap/Read)		0	xxxx xxxx		xxx xxxx xxxx xxxx		

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



查询dsPIC33FJ256GP710A供应商 4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE **INSTRUCTIONS**

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

TBLRDL (Table Read Low): In Word mode, it 1. maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).


In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS FIGURE 4-10:

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商 NOTES:

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXGPX06A/X08A/X10A device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and

Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





查询dsPIC33FJ256GP710A供应商 5.2 RTSP Operation

The dsPIC33FJXXXGPX06A/X08A/X10A Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 illustrates typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

EQUATION 5-1:	PROGRAMMING TIME

Т
7.37 MHz × (FRC Accuracy)% × (FRC Tuning)%

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory:

- NVMCON: Flash Memory Control Register
- NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0		
WR	WREN	WRERR		—		_			
bit 15									
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0		
	ERASE	—			NVMOF	><3:0> ⁽²⁾			
bit 7									
Legend:		SO = Settable	only bit						
R = Readable	bit	W = Writable t	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	cleared l 0 = Program	a Flash memory by hardware onc or erase operat	e operation	or erase operation is complete plete and inactive	-	on is self-timed	and the		
bit 14		e Enable bit Flash program/e lash program/era							
bit 13	 WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally 								
bit 12-7	Unimplemer	nted: Read as '0	,						
bit 6	ERASE: Eras	se/Program Ena	ble bit						
				ed by NVMOP<3 cified by NVMOF					
bit 5-4	Unimplemer	nted: Read as 'o	'						
bit 3-0	NVMOP<3:0	>: NVM Operati	on Select b	its ⁽²⁾					
	1110 = Rese 1101 = Eras 1100 = Eras 1011 = Rese 0011 = No o 0010 = Mem 0001 = No o	ory bulk erase o erved e General Segm e Secure Segme erved peration ory page erase	ent ent operation	jister byte					
	If ERASE = 0: 1111 = No operation 1110 = Reserved 1101 = No operation 1100 = No operation 1011 = Reserved 0011 = Memory word program operation 0010 = No operation 0001 = Memory row program operation 0000 = Program a single Configuration register byte								

2: All other combinations of NVMOP<3:0> are unimplemented.

查询dsPIC33FJ256GP710A供应商

REGISTER 5-2: NVMKEY: NON-VOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMKE	EY<7:0>			
bit 7							bit C

Legend:	SO = Settable only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (Write Only) bits

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write #0x55 to NVMKEY.
 - c) Write #0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

查询dsPIC33FJ256GP710A供应商 EXAMPLE 5-2: LOADING THE WRITE BUFFERS

_				
;	Set up NVMCO	N for row programmi	ng operations	
	MOV	#0x4001, W0	;	
	MOV	w0, nvmcon	; Initialize NVMCON	
;	Set up a poir	nter to the first p	rogram memory location to be written	
;	program memo:	ry selected, and wr	ites enabled	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR	
	MOV	#0x6000, W0	; An example program memory address	
;	Perform the '	TBLWT instructions	to write the latches	
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;	
	TBLWTL	W2, [W0]	; Write PM low word into program latch	
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch	
;	lst_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	<pre>#HIGH_BYTE_1, W3</pre>	;	
	TBLWTL	W2, [W0]	; Write PM low word into program latch	
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch	
;	F = 0			
	MOV	#LOW_WORD_2, W2	;	
		<pre>#HIGH_BYTE_2, W3</pre>	;	
		W2, [W0]	; Write PM low word into program latch	
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch	
	•			
	•			
	•	_		
;	63rd_program			
	MOV	#LOW_WORD_31, W2	i	
	MOV	#HIGH_BYTE_31, W3	;	
		W2, [W0]	; Write PM low word into program latch	
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch	

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

查询dsPIC33FJ256GP710A供应商

6.0 RESET

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



查询dsPIC33FJ256GP710A供应商 REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

			U-0	U-0	R/W-0			
	_				VREGS ⁽³⁾			
					bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1			
SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR			
		ł			bit (
W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
Reset Flag bit								
onflict Reset ha								
onflict Reset ha	s not occurre	ed						
• •		W Access Res	•					
1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address Pointer caused a Reset								
		Reset has not o	ccurred					
ted: Read as '								
age Regulator		ng Sleep bit ⁽³⁾						
 1 = Voltage Regulator is active during Sleep mode 0 = Voltage Regulator goes into standby mode during Sleep 								
		mode during SI	еер					
al Reset (MCL Clear (pin) Res	,	rod						
Clear (pin) Res								
re Reset (Instru								
instruction has								
instruction has								
ftware Enable/	Disable of W	/DT bit ⁽²⁾						
nabled sabled								
	e-out Elag h	.it						
WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred								
0 = WDT time-out has occurred								
SLEEP: Wake-up from Sleep Flag bit								
s been in Slee								
is not been in S	-							
ip from Idle Fla as in Idle mode	-							
as not in Idle m								
out Reset Flag	bit							
out Reset has o	occurred							
out Reset has r	not occurred							
	ut Reset has c ut Reset has r		ut Reset has occurred ut Reset has not occurred tus bits may be set or cleared in software.	ut Reset has occurred ut Reset has not occurred tus bits may be set or cleared in software. Setting one of th	ut Reset has occurred ut Reset has not occurred tus bits may be set or cleared in software. Setting one of these bits in sof			

- 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
- **3:** For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
 - **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** For dsPIC33FJ256GPX06A/X08A/X10A devices, this bit is unimplemented and reads back programmed value.

查询dsPIC33FJ256GP710A供应商

TABLE 0-1. RESET FLAG BIT OFERATION						
Flag Bit	Setting Event	Clearing Event				
TRAPR (RCON<15>)	Trap conflict event	POR, BOR				
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR				
EXTR (RCON<7>)	MCLR Reset	POR				
SWR (RCON<6>)	RESET instruction	POR, BOR				
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR				
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR				
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR				
BOR (RCON<1>)	BOR, POR	—				
POR (RCON<0>)	POR	_				

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION VSTYPE OF RESET (CLOCKSWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR]

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—		3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	—	_	3
WDT	Any Clock	Trst	—	—	3
Software	Any Clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	—	3
Uninitialized W	Any Clock	TRST	—	—	3
Trap Conflict	Any Clock	Trst	—	—	3

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- 3: TRST = Internal state Reset time (20 µs nominal).
- **4:** Tos⊤ = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5**: TLOCK = PLL lock time (20 μs nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μ s nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

查询dsPIC33FJ256GP710A供应商 NOTES:

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Interrupts" (DS70184) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXGPX06A/X08A/X10A CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight non-maskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33FJXXXGPX06A/X08A/X10A devices implement up to 67 unique interrupts and five non-maskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXGPX06A/X08A/X10A device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

	dsPIC33FJXXXGPX06A/>		
1	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector	-	
	Stack Error Trap Vector	-	
	Math Error Trap Vector	-	
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~	1	
	~	1	
	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007E	Interrupt Vector Table (IVT) ⁽¹⁾
ity	Interrupt Vector 54	0x000080	
Decreasing Natural Order Priority	~	1	
Ē	~		
dei	~		
ō	Interrupt Vector 116	0x0000FC	
ral	Interrupt Vector 117	0x0000FE	•
atu	Reserved	0x000100	
Z	Reserved	0x000102	
sing	Reserved		
eas	Oscillator Fail Trap Vector		
SCI	Address Error Trap Vector		
طّ	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~	_	
	~	4	
	~	4 —	1
	Interrupt Vector 116		
₩	Interrupt Vector 117	0x0001FE	
v	Start of Code	0x000200	

查询hsplc33FJ256GP7100供应毫ctors

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – ADC 2
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x000006E	0x00016E	Reserved

查询dsPIC33FJ256GP710A供应商 TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65	57	0x000086	0x000186	Reserved
66	58	0x000088	0x000188	Reserved
67	59	0x00008A	0x00018A	DCIE – DCI Error
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	Reserved
72	64	0x000094	0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4-0x0000 FE	0x0001A4-0x0001 FE	Reserved

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x00006	0x000106	Oscillator Failure
2	2 0x00008		Address Error
3	0x0000A	0x00010A	Stack Error
4	4 0x0000C		Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	6 0x000010		Reserved
7	7 0x000012		Reserved

7.3 Interrupt Control and Status Registers

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32, in the following pages.

查询。PIC33FJ256CP.710A供权商。PECISTED(1)

REGISTER /-	-1: SR: C	PU'STATUS R	EGISTER	- ,			
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
(0)	(0)						
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit C
Legend:							
C = Clear only bit R = Readab		R = Readable	bit	U = Unimplemented bit, read as '0'			
S = Set only bit W = Writable bit		pit	-n = Value at POR				

bit 7-5

'1' = Bit is set

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

'0' = Bit is cleared

- 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS REGISTER".

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

x = Bit is unknown

3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
	_	—	US	EDT		DL<2:0>	
bit 15					•		bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
Legend:		C = Clear onl	y bit				
R = Readable	R = Readable bit W = Writable bit		bit	-n = Value at	POR	'1' = Bit is set	

bit 3

0' = Bit is cleared

IPL3: CPU Interrupt Priority Level Status bit 3(2)

'x = Bit is unknown

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE CONTROL REGISTER".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U = Unimplemented bit, read as '0'

查询LePIC23F1256GP710A供应商NTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE			
bit 15			I	1			bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_			
bit 7				II	-		bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
hit 15		rrunt Naating D	viceble bit							
bit 15		rrupt Nesting D nesting is disab								
		nesting is enab								
bit 14	-	cumulator A Ov		lag bit						
		caused by ove								
	•	not caused by								
bit 13	OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B									
		not caused by ove								
bit 12	COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit									
	1 = Trap was caused by catastrophic overflow of Accumulator A									
	-	not caused by	-							
bit 11	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator B									
	0 = Trap was	not caused by	catastrophic c	overflow of Acc						
bit 10		imulator A Ove	-	able bit						
	1 = Trap over 0 = Trap disal	flow of Accumu bled	ulator A							
bit 9	OVBTE: Accu	umulator B Ove	erflow Trap En	able bit						
	1 = Trap over 0 = Trap disal	flow of Accumu bled	lator B							
bit 8	COVTE: Cata	astrophic Overfl	low Trap Enab	ole bit						
	1 = Trap on c 0 = Trap disal	atastrophic ove bled	erflow of Accur	mulator A or B	enabled					
bit 7	SFTACERR:	Shift Accumula	tor Error Statu	us bit						
		r trap was caus r trap was not o								
bit 6	DIV0ERR: Arithmetic Error Status bit									
		r trap was caus r trap was not o	•	•						
bit 5	DMACERR: [DMA Controller	Error Status b	oit						
		troller error trap troller error trap								
bit 4		Arithmetic Error								
	1 = Math erro									

查询dsPIC33FJ256GP710A供应商

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 1 = Stack error trap has occurred 0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0		
ALTIVT	DISI	_	_	_					
bit 15									
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-		
—	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INTO		
bit 7							•		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 14 bit 13-5 bit 4	1 = DISI ins 0 = DISI ins Unimplemen INT4EP: Exte	•	e active 0' 4 Edge Detec	t Polarity Selec	t bit				
bit 3	0 = Interrupt INT3EP: Ext 1 = Interrupt	<pre>INT4EP: External Interrupt 4 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge INT3EP: External Interrupt 3 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge</pre>							
bit 2	1 = Interrupt	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge							
bit 1	1 = Interrupt	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge							
bit 0		ernal Interrupt (on negative ed	ge	t Polarity Selec	t bit				

自由。PIC REGISTER	3.3FJ256GP71 7-5: IFS0 :	0A供应商 INTERRUPT	FLAG STAT	US REGISTI	ER 0						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF				
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	iown				
bit 15	Unimplemer	nted: Read as	ʻ0'								
bit 14	DMA1IF: DM	IA Channel 1 E	ata Transfer C	Complete Interr	upt Flag Status	bit					
	•	request has or									
	-	request has no									
bit 13		1 Conversion C	•	rupt Flag Statu	s bit						
	•	request has or request has no									
bit 12	-	RT1 Transmitte		n Status bit							
511 12		request has oc									
	•	request has no									
bit 11	U1RXIF: UA	U1RXIF: UART1 Receiver Interrupt Flag Status bit									
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
h:: 40		-		.:.							
bit 10		1IF: SPI1 Event Interrupt Flag Status bit Interrupt request has occurred									
	•	request has no									
bit 9	-	I1 Fault Interru		bit							
	1 = Interrupt request has occurred										
		0 = Interrupt request has not occurred									
bit 8		Interrupt Flag									
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 7	0 = Interrupt request has not occurred T2IF: Timer2 Interrupt Flag Status bit										
		request has oc									
	0 = Interrupt	request has no	ot occurred								
bit 6	•	OC2IF: Output Compare Channel 2 Interrupt Flag Status bit									
		request has or request has no									
bit 5	•	Capture Chanr		- Elag Status bit							
DII J	-	request has oc	-	lay Status bit							
		request has no									
bit 4	DMA01IF: D	MA Channel 0	Data Transfer	Complete Inte	rrupt Flag Statu	s bit					
	1 = Interrupt	request has oc	curred								
	· · · ·	•									
L:1 0	-	request has no									
bit 3	T1IF: Timer1	•	Status bit								

查询dsPIC33FJ256GP710A供应商

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF					
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF					
bit 7							bit					
Legend:												
R = Readable bit		W = Writable bit		U = Unimpler	nented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15		RT2 Transmitte t request has oc	-	ig Status bit								
		t request has oc										
bit 14	U2RXIF: UA	ART2 Receiver I	nterrupt Flag	Status bit								
		1 = Interrupt request has occurred										
bit 13	•	0 = Interrupt request has not occurred										
DIL 13		INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred										
	•	0 = Interrupt request has occurred										
bit 12	T5IF: Timer	T5IF: Timer5 Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
bit 11	-	 0 = Interrupt request has not occurred T4IF: Timer4 Interrupt Flag Status bit 										
	1 = Interrupt request has occurred											
	•	t request has no										
bit 10	OC4IF: Output Compare Channel 4 Interrupt Flag Status bit											
	 I = Interrupt request has occurred Interrupt request has not occurred 											
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
1.11.0	0 = Interrupt request has not occurred											
bit 8	DMA21IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit											
	 I = Interrupt request has occurred Interrupt request has not occurred 											
bit 7	-	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
h.u. C	0 = Interrupt request has not occurred											
bit 6	-	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred											
bit 5	AD2IF: ADC	AD2IF: ADC2 Conversion Complete Interrupt Flag Status bit										
		1 = Interrupt request has occurred										
L:1. 4	-	t request has no		.;+								
bit 4		ernal Interrupt 1 t request has oc	-	л								

查询dsPIC33FJ256GP710A供应商

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 3CNIF: Input Change Notification Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has not occurredbit 2Unimplemented: Read as '0'bit 1MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

查询dsP1C33FJ256GP710A在AV的 REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 T6IF DMA4IF OC7IF OC5IF IC6IF OC8IF OC6IF bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 IC5IF IC4IF IC3IF C1IF SPI2IF SPI2EIF DMA3IF C1RXIF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 T6IF: Timer6 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13 Unimplemented: Read as '0' bit 12 **OC8IF:** Output Compare Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 OC7IF: Output Compare Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC6IF: Output Compare Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC5IF: Output Compare Channel 5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 IC6IF: Input Capture Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC5IF: Input Capture Channel 5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC4IF: Input Capture Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 IC3IF: Input Capture Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 C1IF: ECAN1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred

1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

查询dsPIC33FJ256GP710A供应商

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	<pre>SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred</pre>
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0					
—	—	DMA5IF	DCIIF	DCIEIF	—	—	C2IF					
bit 15			•				bit					
D 444 a	5 4 4 4	5444.4	5444.6	D 444 a	D 444 a	5 4 4 4	D 444 a					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF bit					
							Dit					
Legend:												
R = Readable bit		W = Writable bit		U = Unimpler	mented bit, rea	ad as 'O'						
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15-14	Unimplom	ntod: Dood oo	· ^ '									
bit 13-14	-	ented: Read as MA Channel 5 D		Complete Interr	unt Flag Status	s bit						
		t request has oc			upt i lug olalat	5.51						
		ot request has no										
bit 12		Event Interrupt	-	t								
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 11	-	DCIEIF: DCI Error Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
hit 40.0	-	ot request has no										
bit 10-9 bit 8	Unimplemented: Read as '0'											
DIL O	C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred											
		0 = Interrupt request has not occurred										
bit 7	C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit											
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred											
bit 6	INT4IF: External Interrupt 4 Flag Status bit											
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 5	INT3IF: External Interrupt 3 Flag Status bit 1 = Interrupt request has occurred											
	 I = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 4	T9IF: Timer9 Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
bit 3	 0 = Interrupt request has not occurred T8IF: Timer8 Interrupt Flag Status bit 											
	1 = Interrupt request has occurred											
	-	ot request has no										
bit 2	MI2C2IF: I2C2 Master Events Interrupt Flag Status bit											
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 1	SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
hit 0	-	ot request has no										
bit 0		r7 Interrupt Flag ot request has oc										
		t request has no										

查询dsPIC33FJ256GP710A供应商

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—		_			—					
bit 15	•						bit				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF					
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					
bit 15-8	Unimplement										
bit 7	C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
bit 6	0 = Interrupt request has not occurred										
	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
	•	•									
	Unimplemented: Read as '0'										
	-										
bit 3 bit 2	U2EIF: UART	2 Error Interru	ot Flag Status	bit							
	U2EIF: UART	2 Error Interru equest has oc	pt Flag Status curred	bit							
bit 2	U2EIF: UART 1 = Interrupt re 0 = Interrupt re	2 Error Interru equest has occ equest has no	ot Flag Status curred t occurred								
	U2EIF: UART 1 = Interrupt re 0 = Interrupt re U1EIF: UART	2 Error Interru equest has occ equest has no 1 Error Interru	ot Flag Status curred t occurred ot Flag Status								
bit 2	U2EIF: UART 1 = Interrupt re 0 = Interrupt re	2 Error Interru equest has occ equest has no 1 Error Interru equest has occ	ot Flag Status curred t occurred ot Flag Status curred								

© 2009 Microchip Technology Inc.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE				
oit 7		1		11			bit				
_egend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unknown					
pit 15	Unimplemer	nted: Read as	ʻ0'								
pit 14	-			Complete Interru	upt Enable bit						
	1 = Interrupt	request enable request not en	ed								
bit 13	-	-		rupt Enable bit							
		request enable									
oit 12		 0 = Interrupt request not enabled U1TXIE: UART1 Transmitter Interrupt Enable bit 									
	1 = Interrupt request enabled										
	•	request not en									
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit										
	 Interrupt request enabled Interrupt request not enabled 										
bit 10	-	SPI1IE: SPI1 Event Interrupt Enable bit									
		request enable									
oit 9	0 = Interrupt request not enabled SPI1EIE: SPI1 Error Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
oit 8	T3IE: Timer3 Interrupt Enable bit										
	1 = Interrupt request enabled0 = Interrupt request not enabled										
bit 7	T2IE: Timer2 Interrupt Enable bit										
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 6	OC2IE: Output Compare Channel 2 Interrupt Enable bit										
	1 = Interrupt	request enable	d								
bit 5	 0 = Interrupt request not enabled IC2IE: Input Capture Channel 2 Interrupt Enable bit 										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
oit 4	DMA0IE: DM	DMA0IE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit									
		request enable									
oit 3	-	0 = Interrupt request not enabled									
DIT 3	T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled										
	⊥ = Interrupt	request enable	ed								

查询dsPIC33FJ256GP710A供应商 REGISTER 7-10: IECO: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	—	MI2C1IE	SI2C1IE
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
hit 15			r Interrupt En	oblo bit			
bit 15		RT2 Transmitte request enable	•				
		request not en					
bit 14	U2RXIE: UA	RT2 Receiver I	nterrupt Enat	ole bit			
		request enable request not en					
bit 13		rnal Interrupt 2					
bit 15		request enable					
		request not en					
bit 12		Interrupt Enat					
		request enable request not en					
bit 11	-	Interrupt Enab					
		request enable					
		request not en					
bit 10	•	•		rupt Enable bit			
		request enable					
bit 9	-	request not en		rupt Enable bit			
Dit 9	-	request enable					
		request not en					
bit 8				Complete Interr	upt Enable bit		
		request enable request not en					
bit 7	-	Capture Chanr		Enable bit			
	1 = Interrupt	request enable	d				
bit 6	-	request not en Capture Chanr		Enable bit			
		request enable	-	Linable bit			
		request not en					
bit 5	AD2IE: ADC	2 Conversion (Complete Inte	rrupt Enable bit			
		request enable					
	o = interrupt	request not en	apleo				
hit 1	INIT1IE. Even	rnal Interrupt 4	Enable bit				
bit 4		rnal Interrupt 1 request enable					

查询dsPIC33FJ256GP710A供应商

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 **CNIE:** Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IE	DMA4IE		OC8IE	OC7IE	OC6IE	OC5IE	IC6IE			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE			
bit 7	10 112	10012	Diff. (OIE	0112	Onoul	OT IZIZ	bit			
Legend:	1.5		1.5							
R = Readable		W = Writable '1' = Bit is se		0 = Unimpler	mented bit, rea	d as '0' x = Bit is unki	0.011/2			
-n = Value at	PUR	I = DILIS SE	l		areu	X = DILIS UNK	IOWI			
bit 15	T6IE: Timer6	6 Interrupt Enat	ole bit							
		request enable								
		request not en								
bit 14		IA Channel 4 E request enable		Complete Interr	rupt Enable bit					
		request enable								
bit 13	-	nted: Read as								
bit 12	OC8IE: Outp	out Compare Cl	nannel 8 Interr	upt Enable bit						
		request enable request not en								
bit 11	-	DC7IE: Output Compare Channel 7 Interrupt Enable bit								
	•	request enable request not en								
bit 10	OC6IE: Outp	out Compare Cl	nannel 6 Interr	upt Enable bit						
	0 = Interrupt	request enable request not en	abled							
bit 9		out Compare Cl		upt Enable bit						
	•	request enable request not en								
bit 8	IC6IE: Input	Capture Chanr	nel 6 Interrupt	Enable bit						
		request enable request not en								
bit 7	IC5IE: Input	Capture Chanr	nel 5 Interrupt	Enable bit						
	•	request enable request not en								
bit 6	IC4IE: Input	IC4IE: Input Capture Channel 4 Interrupt Enable bit								
	•	request enable request not en								
bit 5	IC3IE: Input	Capture Chanr	nel 3 Interrupt	Enable bit						
		request enable request not en								
bit 4	DMA3IE: DN	/IA Channel 3 E	Data Transfer (Complete Interr	rupt Enable bit					
		request enable request not en								
h :4 0		1 Event Interru								
bit 3	UTL. LOAN		pr Linable bit							

查询REGISTER 近短 GP7 12 02 供 N 正 在 RUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0			
_	—	DMA5IE	DCIIE	DCIEIE	_	—	C2IE			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15-14	Unimplemer	nted: Read as	'0'							
bit 13	DMA5IE: DM	1A Channel 5 [Data Transfer	Complete Interr	upt Enable bit					
		request enable request not en								
bit 12	•	Event Interrupt								
~		request enable								
	-	request not en								
bit 11		Error Interrupt								
		request enable request not en								
bit 10-9	-	nted: Read as								
bit 8	C2IE: ECAN	2 Event Interru	pt Enable bit							
	•	request enable								
bit 7	-	request not en		torrupt Epoble k	.i+					
		request enable	-	terrupt Enable t	JIL					
		request not en								
bit 6	INT4IE: Exte	rnal Interrupt 4	Enable bit							
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 5		rnal Interrupt 3								
		request enable								
	-	request not en								
bit 4		Interrupt Enat								
		request enable request not en								
bit 3		Interrupt Enat								
		request enable								
	-	request not en								
bit 2		C2 Master Ever	-	nable bit						
		request not en								
bit 1	SI2C2IE: 12C	2 Slave Event	s Interrupt Ena	able bit						
		request enable								
	v = merrupt	request not en	auleu							
bit 0	-	Interrupt Enat								

查询dsPIC33FJ256GP710A供应商

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

	-		_				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_		—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	—
bit 7							bit C
1							
Legend: R = Readable	, hit	W = Writable	hit.		mented bit, read		
-n = Value at		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkno	
	FOR				aleu		JWII
bit 15-8	Unimplemen	ted: Read as '	∩'				
bit 7	•	N2 Transmit D		nterrupt Enabl	e bit		
		request enable	-		0.000		
		request not ena					
bit 6	C1TXIE: ECA	N1 Transmit D	ata Request I	nterrupt Enabl	e bit		
		request enable					
		request not ena					
bit 5		IA Channel 7 D		Complete Enab	ole Status bit		
		request enable request not ena					
bit 4	-	A Channel 6 D		`omplete Enab	le Status hit		
		request enable					
		request not ena					
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	U2EIE: UART	T2 Error Interru	pt Enable bit				
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 1		T1 Error Interru					
		request enable					
1	-	request not ena					
bit 0	Unimplemen	ted: Read as '	0'				

© 2009 Microchip Technology Inc.

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 — IC1IP<2:0> — INT0IP<2:0> bit 7 bit	REGIONER	<u>~~13:~~4PC(</u>	HITERROPT			EGISTER U		
bit 15 bit U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 - IC1IP<2:0> - INTOIP<2:0> bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt source is disabled bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt)	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 - IC1IP<2:0> - INTOIP<2:0> bi Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' 001 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • •	—		T1IP<2:0>		—		OC1IP<2:0>	
 IC1IP<2:0> INTOIP<2:0> INTOIP<2:0> bit 7 bit 7 bit 7 Culprediate R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' Dit 14-12 T1IP T1IP Content of the priority Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) i i 001 = Interrupt source is disabled Dit 10-8 DC1IP DC1IP Content Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority interrupt) i i i Dit = Interrupt is priority 1 Dit 10-8 DC1IP Content Interrupt is priority 7 (highest priority interrupt) i i Dit = Interrupt is priority 1 Dit 10-8 Interrupt is priority 1 Dit = Interrupt is priority 1 Dit 6-4 IC1IP Interrupt is priority 1 Dit 6-4 IC1IP Interrupt is priority 1 Dit 6-4 INTOIP Interrupt is priority 1 Dit 10-1 Interrupt is priority 1 Dit 10-1 Interrupt is priority 1 Interrupt is priority 1 Interrupt is priority 7 (highest priority interrupt) i Interrupt is priority 7 (highest priority interrupt) i Interrupt is priority 7 (highest priority interrupt) i Interrupt is priority 1 Interrupt is priority 1<td>bit 15</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit</td>	bit 15							bit
bit 7 bi Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP-2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	—		IC1IP<2:0>		—		INT0IP<2:0>	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . . . <t< td=""><td>bit 7</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit</td></t<>	bit 7							bit
<pre>-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>	Legend:							
bit 15 Unimplemented: Read as '0' tit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
bit 14-12 T1IP-2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP-2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP-2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt)	-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
bit 14-12 T1IP-2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP-2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP-2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt) 011 = Interrupt is priority 7 (highest priority interrupt)								
<pre>111 = Interrupt is priority 7 (highest priority interrupt) </pre>		-						
 interrupt is priority 1 interrupt source is disabled interrupt source is disabled interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 7 (highest priority priority bits interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 7 (highest priority bits int = Interrupt is priority 7 (highest priority interrupt) interrupt is priority 7 (highest priority interrupt) int = Interrupt is priority 7 (highest priority interrupt) int = Interrupt is priority 7 (highest priority interrupt) int = Interrupt is priority 7 (highest priority interrupt) 	bit 14-12			-	(
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •		111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •		•						
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •		•						
bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •								
bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)			-					
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>		-						
 i 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) i i 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INT0IP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) i i 001 = Interrupt is priority 7 (highest priority bits 101 = Interrupt is priority 7 (highest priority interrupt) 	bit 10-8				-	rity bits		
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		•						
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		•						
bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • <p< td=""><td></td><td></td><td></td><td>ablad</td><td></td><td></td><td></td><td></td></p<>				ablad				
bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	hit 7		-					
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>		-				- :		
 . .<	DIT 6-4					DITS		
<pre>000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • 001 = Interrupt is priority 1</pre>		•		lighest phon	ty interrupt)			
<pre>000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • 001 = Interrupt is priority 1</pre>		•						
<pre>000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • 001 = Interrupt is priority 1</pre>		•						
bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt is priority 1				ablad				
bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •	hit 2		-					
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>		-			hita			
• • 001 = Interrupt is priority 1								
		•		ingricor priori	y monupy			
		•						
		•	, .					
				ahlad				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W				
_		T2IP<2:0>		—		OC2IP<2:0>					
bit 15											
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-				
0-0	R/VV-1	IC2IP<2:0>	K/W-U	0-0	N/ VV- I	DMA0IP<2:0>	R/ VV				
bit 7		10211 \2.02									
Legend: R = Readabl	e hit	W = Writable	bit	LI = Unimple	mented bit, re	ad as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
							00011				
bit 15	Unimpleme	nted: Read as '	0'								
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits								
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is dis	abled								
bit 11	Unimpleme	nted: Read as '	0'								
bit 10-8	OC2IP<2:0>	-: Output Compa	are Channel 2	2 Interrupt Prior	ity bits						
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
	000 = Interr	upt source is dis	abled								
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-4	IC2IP<2:0>:	Input Capture C	Channel 2 Inte	errupt Priority b	its						
		upt is priority 7 (I	highest priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is dis	abled								
bit 3	Unimpleme	nted: Read as '	0'								
bit 2-0	-	0>: DMA Chann		nsfer Complete	Interrupt Price	ority bits					
	111 = Interr	upt is priority 7 (l	highest priori	ty interrupt)	-						
	•										
	•										
	-										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>		_		SPI1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
 bit 7		SPI1EIP<2:0>		—		T3IP<2:0>	hit				
							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimplem	ented: Read as '	רי.								
bit 14-12	•	:0>: UART1 Rece		Priority bits							
		rrupt is priority 7 (I	-	-							
	•										
	•										
	001 = Inter	rrupt is priority 1									
	000 = Inter	rupt source is dis	abled								
bit 11	Unimplem	ented: Read as 'o	כי								
bit 10-8	SPI1IP<2:0	0>: SPI1 Event Int	terrupt Priorit	y bits							
	111 = Inter	rrupt is priority 7 (I	highest priorit	ty interrupt)							
	•										
	•										
	001 = Inter	rrupt is priority 1									
		rupt source is dis	abled								
bit 7	Unimplem	ented: Read as 'o	כי								
bit 6-4	SPI1EIP<2	::0>: SPI1 Error Ir	nterrupt Priori	ty bits							
	111 = Inter	rrupt is priority 7 (I	highest priorit	ty interrupt)							
	•										
	•										
	001 = Inter	• 001 = Interrupt is priority 1									
		rupt source is dis	abled								
bit 3	Unimplem	ented: Read as 'o	כי								
bit 2-0	T3IP<2:0>	: Timer3 Interrupt	Priority bits								
	111 = Inter	rrupt is priority 7 (I	highest priorit	ty interrupt)							
	•										
	•										
	001 = inter	rrupt is priority 1									

查询dsPIC33FJ256GP710A供应商 REGISTER 7-18: **IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3** U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0 DMA1IP<2:0> ____ ____ ____ _ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 AD1IP<2:0> U1TXIP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		CNIP<2:0>			—		
it 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		MI2C1IP<2:0>		· · · · · · · · · · · · · · · · · · ·		SI2C1IP<2:0>	
oit 7							bit
_egend:							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
oit 11-7 oit 6-4	• • 001 = Inter 000 = Inter Unimpleme MI2C1IP<2	rupt is priority 7 (h rupt is priority 1 rupt source is disa ented: Read as '(:0>: I2C1 Master rupt is priority 7 (h	abled)' Events Inter	rupt Priority bits	5		
	• • 001 = Inter 000 = Inter	rupt is priority 1 rupt source is disa	abled	,, ,			
bit 3	-	ented: Read as 'o					
oit 2-0		:0>: I2C1 Slave E rupt is priority 7 (I					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
-		IC8IP<2:0>	1011 0			IC7IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
_		AD2IP<2:0>				INT1IP<2:0>	
bit 7							
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0	,				
bit 14-12		: Input Capture C			its		
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 11	-	nted: Read as '0					
bit 10-8		Input Capture C			its		
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
1		upt source is disa					
bit 7	-	nted: Read as '0					
bit 6-4		ADC2 Convers	-	•	rity dits		
	•	upt is priority 7 (h	lighest phon	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	External Interrul		, hits			
		upt is priority 7 (h					
	•		5 P	· ·····			
	•						
	•						

- T4IP<2:0> - OC4IP<2:0> bit 15 U-0 RW-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 - OC3IP<2:0> - DMA2IP<2:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' Immerative read as '0' bit 7 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 1 001 = Interrupt source is disabled bit 10 011 = Interrupt is priority 1 001 = Interrupt is priority 7 011 = Interrupt is priority 7 011 = Interrupt is priority 7 011 = Interrupt is priority 1 011 = Interrupt is priority 7 <	R/W-0
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 - OC3IP<2:0> - DMA2IP<2:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow bit 15 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •	
OC3IP OC3IP bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR bit 15 Unimplemented: Read as '0' bit 15 Unimplemented: Read as '0' bit 14-12 T4IP attribute 11 = Interrupt is priority 7 (highest priority interrupt) attribute 01 = Interrupt is priority 1 000 = Interrupt source is disabled bit 10 Unimplemented: Read as '0' bit 10-8 OC4IP OC3IP OC3IP attribute 01 = Interrupt is priority 1 000 = Interrupt is priority 1 000 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 OC3IP attribute 01 = Interrupt is priority 1 000 = Interrupt is priority 7 (highest priority interrupt) attribute 01 = Interrupt is priority 1 000 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 DMA2IP bit 2-0 DMA2IP	bit 8
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow bit 15 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' 001 = Interrupt is priority 7 (highest priority interrupt Priority bits 111 = Interrupt is priority 7 000 = Interrupt is priority 7 000 = Interrupt is priority 7 001 = Interrupt is priority 7 001 = Interrupt is priority 7 000 = Interrupt is priority 7 000 = Interrupt is priority 1 000 = Interrupt is priority 1 000 = Interrupt is priority 1 000 = Interrupt is priority 7 000 = Interr	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow bit 15 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow bit 15 Unimplemented: Read as '0' it' = Bit is cleared x = Bit is unknow bit 15 Unimplemented: Read as '0' it' = Bit is cleared x = Bit is unknow bit 14 T4IP-2:0-: Timer4 Interrupt Priority bits it' = Bit is cleared x = Bit is unknow 001 Interrupt is priority 7 (highest priority interrupt) - - - 001 Interrupt is priority 1 000 = Interrupt is priority 7 (highest priority interrupt) - - 011 Interrupt is priority 7 (highest priority interrupt) - - - 011 Interrupt is priority 1 000 = Interrupt source is disabled - - 011 Interrupt is priority 1 000 = Interrupt is priority 7 (highest priority interrupt) - - 011 Interrupt is priority 1 000 = Interrupt source is disabled - - 011 Interrupt is priority 1 000 = Interrupt source is disabled - - 011 Interrupt is priority 1 000 = Interrupt so	bit (
<pre>-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow bit 15 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 001 = Interrupt is priority 7 000 = Interrupt is priority 7 001 = Interrupt is priori</pre>	
bit 15 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •	
bit 14-12 T4IP-2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	'n
bit 14-12 T4IP-2:0-: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' 0C4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •	
 bit 11 Unimplemented: Read as '0' OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 	
 bit 11 Unimplemented: Read as '0' OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 	
bit 11 Unimplemented: Read as '0' OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	
bit 10-8 OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	
 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . .	
 bit 7 bit 7 bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . <l< td=""><td></td></l<>	
 bit 7 Unimplemented: Read as '0' bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 	
 bit 7 bit 7 bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . <l< td=""><td></td></l<>	
 bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . D01 = Interrupt is priority 1 D01 = Interrupt is priority 1 D01 = Interrupt source is disabled 	
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	
 i. i	
 o01 = Interrupt is priority 1 o00 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . 	
 bit 3 bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . 	
 bit 3 bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . 	
bit 3 Unimplemented: Read as '0' bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • •	
bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	
 111 = Interrupt is priority 7 (highest priority interrupt) • • 	
•	
• • • • • • • • • • • • • • • • • • • •	
•	
0.01 - Interrupt is priority 1	
001 = Interrupt is priority 1 000 = Interrupt source is disabled	

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
		U2TXIP<2:0>	1411 0			U2RXIP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W·
_		INT2IP<2:0>				T5IP<2:0>	
bit 7							
Legend:							
R = Readable	e bit	W = Writable k	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	-	ented: Read as '0					
bit 14-12		0>: UART2 Trans					
	111 = Interr	rupt is priority 7 (h	nignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8	U2RXIP<2:	0>: UART2 Rece	iver Interrup	t Priority bits			
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	•	u vent i e veni e vitu / d					
		upt is priority 1	blad				
bit 7		ented: Read as '0					
	-						
bit 6-4		>: External Interr					
		rupt is priority 7 (h	lignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	Timer5 Interrupt					
JIL 2-0		rupt is priority 7 (h	•	ity interrupt)			
	•		iigiiest piioli	ity interrupt)			
	•						
	•						
	0.01 = Interr	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	10/00-1	C1IP<2:0>	11/00-0		1\/ \V-1	C1RXIP<2:0>	11/00-0
bit 15		0111 (2.02				0110011 \2.02	bit
							Dit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI2IP<2:0>				SPI2EIP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable I	bit	U = Unimple	emented bit, re	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is c		x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12	C1IP<2:0>:	ECAN1 Event In	terrupt Prior	ity bits			
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8		0>: ECAN1 Rece			Priority bits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		SPI2 Event Int	•	•			
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 3	-	ented: Read as '0					
bit 2-0		0>: SPI2 Error In	-	-			
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is disa	abled				

-

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
_		IC5IP<2:0>		_		IC4IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
—		IC3IP<2:0>		—		DMA3IP<2:0>	
bit 7							
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplana	nted: Read as '0	,				
bit 14-12	-	Input Capture C		arrupt Priority b	ite		
511 14-12		upt is priority 7 (h			11.5		
	•		ingineer priori	y monuply			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0	,				
bit 10-8	IC4IP<2:0>:	Input Capture C	hannel 4 Inte	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '0					
bit 6-4	-	Input Capture C		errupt Priority b	oits		
		upt is priority 7 (h					
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0	,				
bit 2-0	DMA3IP<2:	0>: DMA Channe	el 3 Data Tra	nsfer Complete	e Interrupt Pric	rity bits	
		upt is priority 7 (h					
	•						
	•						
	001 = Interr						

REGISTER	372512566PC1			CONTROL	REGISTER 1	0	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC7IP<2:0>				OC6IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	10/00-1	OC5IP<2:0>	10/00-0	0-0	1\/ VV-1	IC6IP<2:0>	11/00-0
bit 7		00017<2.0>				10017 <2.0>	bit
Legend:							
R = Readab	la hit	W = Writable	hit		mented bit, rea	nd as 'O'	
-n = Value a		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	0.4/0
-n = value a					eared		own
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	OC7IP<2:0>	-: Output Compa	are Channel 7	7 Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8	OC6IP<2:0	-: Output Compa	are Channel 6	6 Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	• 001 – Interr	upt is priority 1					
		upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	Output Comparison		5 Interrupt Prio	ritv bits		
		upt is priority 7 (-			
	•		0 1	, ,			
	•						
	•	unt in priority 1					
		upt is priority 1 upt source is dis	ahled				
bit 3		ented: Read as '					
bit 2-0	-	: Input Capture C		errunt Priority ł	nite		
		upt is priority 7 (5113		
	•		ingricot priori	iy michupiy			
	•						
	•						
		upt is priority 1	ablad				
	000 = interr	upt source is dis	ableu				

-

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>		—		DMA4IP<2:0>	
bit 15							b
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_		OC8IP<2:0>	
bit 7					Į		b
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 11 bit 10-8	000 = Interru Unimplemer DMA4IP<2:0	pt is priority 1 pt source is dis nted: Read as 'i >: DMA Chann pt is priority 7 (l	o' el 4 Data Tra	-	e Interrupt Prior	ty bits	
bit 7-3	000 = Interru	pt is priority 1 pt source is dis ited: Read as 'i					
bit 2-0	-	: Output Compa		3 Interrunt Prior	ity bits		
2 2 0	111 = Interru • •	pt is priority 7 (I		-	,		

							D 44/ -
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T8IP<2:0>		—		MI2C2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SI2C2IP<2:0>		—		T7IP<2:0>	
bit 7				-			bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits				
	111 = Interi	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
	000 = Interi	rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8		:0>: I2C2 Master			ts		
	111 = Interi	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 7	-	ented: Read as '					
bit 6-4		:0>: I2C2 Slave E					
	111 = Interi	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 3	-	ented: Read as '					
bit 2-0		Timer7 Interrupt	-				
	111 = Interi	rupt is priority 7 (I	nignest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Interi	rupt source is dis	apled				

-

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
_		C2RXIP<2:0>				INT4IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
		INT3IP<2:0>		_		T9IP<2:0>	
bit 7							
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	own
bit 14-12		0>: ECAN2 Rece rupt is priority 7 (I			Priority bits		
	• • 001 = Interi	rupt is priority 1					
		rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	כי				
bit 10-8	INT4IP<2:0	>: External Interr	upt 4 Priority	/ bits			
	111 = Interi •	rupt is priority 7 (I	highest priori	ity interrupt)			
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7		ented: Read as '					
bit 6-4	-	>: External Interr		/ bits			
	111 = Intern •	rupt is priority 7 (I	highest priori	ity interrupt)			
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 3	Unimpleme	ented: Read as '	כי				
bit 2-0	T9IP<2:0>:	Timer9 Interrupt	Priority bits				
	111 = Interi	rupt is priority 7 (I	highest priori	ity interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					

囊泡dsPIC33EJ2566P710A供应离JPT PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		DCIEIP<2:0>		—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0		D/M/ O	D/M/ O
0-0	0-0	0-0	0-0	0-0	R/W-1	R/W-0 C2IP<2:0>	R/W-0
 bit 7		—	_	—		C2IP<2:0>	bit (
DIL 7							DILC
Legend:							
R = Readabl	le bit	W = Writable b	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	-	ented: Read as '0					
bit 14-12	DCIEIP<2:0	D>: DCI Error Inter	rrupt Priority	bits			
	111 = Interr	rupt is priority 7 (h	ighest priority	y interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 11-3	Unimpleme	ented: Read as '0	,				
bit 2-0	C2IP<2:0>:	ECAN2 Event In	terrupt Priorit	y bits			
	111 = Interr	rupt is priority 7 (h	ighest priority	y interrupt)			
	•						
	•						
	•						
	• 001 = Interr	rupt is priority 1					

REGISTER	J236GP71PC1			CONTROL	REGISTER 1	5	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		DMA5IP<2:0>		—		DCIIP<2:0>	
bit 7							bit 0
Logondi							
Legend: R = Readat	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown
bit 15-7	Unimpleme	nted: Read as '	0'				
bit 6-4	DMA5IP<2:	0>: DMA Chann	el 5 Data Tra	nsfer Complete	e Interrupt Prior	ity bits	
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0	DCIIP<2:0>	DCI Event Inte	rrupt Priority	bits			
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

REGISTER 7	3512566P71				REGISTER 16	6	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	—	—	—		U2EIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		U1EIP<2:0>		_	_		_
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 10-8	111 = Intern • • 001 = Intern 000 = Intern	: UART2 Error In upt is priority 7 (I upt is priority 1 upt source is dis	highest priori abled	•			
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	111 = Interro • •	: UART1 Error la upt is priority 7 (I upt is priority 1	•	•			
	000 = Interru	upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
_		C2TXIP<2:0>				C1TXIP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
_		DMA7IP<2:0>		_		DMA6IP<2:0>	
bit 7							
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	-	nted: Read as 'o					
bit 14-12		>: ECAN2 Trans			Priority bits		
	111 = Interro	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
L:1. 4.4		upt source is dis					
bit 11	-	nted: Read as '(Dui suite de ite		
bit 10-8		>: ECAN1 Trans			Priority bits		
		upt is priority 7 (I	lignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '(
bit 6-4	-	0>: DMA Channe		unefor Complete	a Interrupt Driv	ority hite	
		upt is priority 7 (F		-	e interrupt Phi	Unity Dita	
	•		iigiioot priori				
	•						
	•	unt in priadity 4					
		upt is priority 1 upt source is disa	abled				
bit 3		nted: Read as '(
bit 2-0	-	0>: DMA Channe		Insfer Complete	e Interrunt Pri	ority bits	
		upt is priority 7 (ł		-			
	•		J POI	·, ······			
	•						
	• 001 - Interr	upt is priority 1					

REGISTER	335125662710			ROL AND ST	ATUS REGIS	TER	
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	—	—	_		ILR<	:3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15-12	Unimplemen	ted: Read as '	כי				
bit 11-8	ILR<3:0>: Ne	w CPU Interru	ot Priority Lev	vel bits			
	1111 = CPU	Interrupt Priorit	y Level is 15				
	•						
	•						
	0001 = CPU	Interrupt Priorit	y Level is 1				
	0000 = CPU	Interrupt Priorit	y Level is 0				
bit 7	Unimplemen	ted: Read as '	כי				
bit 6-0	VECNUM<6:	D>: Vector Num	ber of Pendi	ng Interrupt bits			
	0111111 = Ir	terrupt Vector	pending is nu	mber 135			
	•						
	•						
	0000001 = lr	terrupt Vector	pending is nu	mber 9			
	0000000 = Ir	terrupt Vector	pending is nu	mber 8			

查询dsPIC33FJ256GP710A供应商 7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are
	initialized, such that all user interrupt
	sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71


The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.



8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

REGISTER	8-1: DMA	xCON: DMA C	HANNEL X	CONTROL R	EGISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	—	
bit 15							
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W
	_	AMODI	E<1:0>	—		MODE	<1:0>
bit 7							
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	CHEN: Cha	nnel Enable bit					
	1 = Channel						
	0 = Channel						
bit 14		Transfer Size bit					
	1 = Byte 0 = Word						
bit 13		er Direction bit (s		,			
		om DMA RAM ac om peripheral ad					
bit 12	HALF: Early	Block Transfer	Complete Int	errupt Select bit			
		lock transfer cor lock transfer cor					
bit 11		II Data Periphera	-	-	ie data nas bee	en moved	
		a write to periphe			write (DIR bit n	nust also he cle	ar)
	0 = Normal 0						
bit 10-6	Unimpleme	nted: Read as ')'				
bit 5-4	AMODE<1:	0>: DMA Channe	el Operating	Mode Select bits	6		
	11 = Reserv						
		eral Indirect Add					
	•	er Indirect withou er Indirect with P					
bit 3-2	-	nted: Read as '					
bit 1-0		. DMA Channel		ode Select bits			
	11 = One-SI	hot, Ping-Pong n	nodes enable	ed (one block tra	nsfer from/to e	ach DMA RAM	buffer)
		uous, Ping-Pong					
	01 = One-SI	hot, Ping-Pong n	nodes disable	ed			

查询dsPIC33FJ256GP710A供应商

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15			- -				bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	IRQSEL6 ⁽²⁾	IRQSEL5(2)	IRQSEL4(2)	IRQSEL3(2)	IRQSEL2 ⁽²⁾	IRQSEL1(2)	IRQSEL0 ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 FORCE: Force DMA Transfer bit ⁽¹)
---	---

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
 - **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

查询dsPIC33FJ256GP710A供应商

REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit	t	U = Unimpler	mented bit, read	l as '0'	

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

© 2009 Microchip Technology Inc.

TER 835: 125 00 ALPADE DIA CHANNEL x PERIPHERAL ADDRESS REGISTER (1)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	—	_	—	CNT<	9:8> ⁽²⁾
bit 15				-			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

	256GP710ACSO DMACSO DMA		R STATUS RE	GISTER U				
R/C-0	R/C-0 R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-		
PWCOL7	PWCOL6 PWCOL	5 PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCC		
bit 15								
R/C-0	R/C-0 R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-		
XWCOL7	XWCOL6 XWCOL		XWCOL3	XWCOL2	XWCOL1	XWCC		
bit 7								
Legend:	C = Clear	only bit						
R = Readable		•	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR '1' = Bit is	set	'0' = Bit is cle		x = Bit is unki	nown		
bit 15	PWCOL7: Channel 7 Pei	ipheral Write Co	ollision Flag bit					
	1 = Write collision detecte 0 = No write collision detected	ed .						
bit 14	PWCOL6: Channel 6 Per		ollision Flag bit					
	1 = Write collision detected	ed	0					
bit 13	0 = No write collision dete PWCOL5: Channel 5 Per		ollision Flag hit					
	PWCOL5: Channel 5 Peripheral Write Collision Flag bit 1 = Write collision detected							
	0 = No write collision dete	ected						
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit							
	 1 = Write collision detecte 0 = No write collision detected 							
bit 11	PWCOL3: Channel 3 Per	ipheral Write Co	ollision Flag bit					
	1 = Write collision detecte 0 = No write collision dete							
bit 10	PWCOL2: Channel 2 Per	ipheral Write Co	ollision Flag bit					
	1 = Write collision detecte0 = No write collision detected							
bit 9	PWCOL1: Channel 1 Per	ipheral Write Co	ollision Flag bit					
	1 = Write collision detecte 0 = No write collision detected							
bit 8	PWCOL0: Channel 0 Per	ipheral Write Co	ollision Flag bit					
	1 = Write collision detecte 0 = No write collision dete							
bit 7	XWCOL7: Channel 7 DM		ollision Flag bit					
	1 = Write collision detecte 0 = No write collision dete	ed						
bit 6	XWCOL6: Channel 6 DM	A RAM Write C	ollision Flag bit					
	1 = Write collision detected	ed	-					
	0 = No write collision dete							
bit 5	XWCOL5: Channel 5 DM		ollision Flag bit					
	 1 = Write collision detecte 0 = No write collision detected 							
bit 4	XWCOL4: Channel 4 DM	A RAM Write C	ollision Flag bit					

盘celsTER 337:J25@MACS的中国高CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1			
		_			LSTC	CH<3:0>				
bit 15		•	·							
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-(
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPS			
bit 7										
Legend:										
R = Readable b	oit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15-12	Unimpleme	nted: Read as	ʻ0'							
bit 11-8	LSTCH<3:0	-: Last DMA Ch	nannel Active	bits						
	1111 = No C	MA transfer ha	s occurred si	nce system Re	set					
	1110-1000 =									
	0111 = Last data transfer was by DMA Channel 7									
	0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5									
	0100 = Last data transfer was by DMA Channel 4									
	0011 = Last data transfer was by DMA Channel 3									
	0010 = Last data transfer was by DMA Channel 2									
	0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0									
bit 7	· · · · · · · · · · · · · · · · · · ·									
	PPST7: Channel 7 Ping-Pong Mode Status Flag bit									
	 1 = DMA7STB register selected 0 = DMA7STA register selected 									
bit 6	PPST6: Cha	nnel 6 Ping-Po	ng Mode Stat	us Flag bit						
		B register sele A register sele								
bit 5	PPST5: Cha	nnel 5 Ping-Po	ng Mode Stat	us Flag bit						
		B register sele A register sele		-						
bit 4		nnel 4 Ping-Po		us Flag bit						
		B register sele A register sele								
bit 3		nnel 3 Ping-Po		us Flag bit						
		B register sele A register sele		-						
bit 2	PPST2: Cha	nnel 2 Ping-Po	ng Mode Stat	us Flag bit						
	1 = DMA2ST	B register sele A register sele	cted	5						
bit 1		nnel 1 Ping-Po		us Flag bit						
	1 = DMA1ST	B register sele A register sele	cted							
bit 0		nnel 0 Ping-Po		us Flag bit						

<u> 霍逸的 PER 835 J256 SADR HOS节</u>RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
K-0	K-0	K-0	-	-	K-0	K-0	K-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	it	U = Unimpleme	nted bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

查询dsPIC33FJ256GP710A供应商 9.0 OSCILLATOR

CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: dsPIC33FJXXXGPX06A/X08A/X10A OSCILLATOR SYSTEM DIAGRAM



查询dsPIC33FJ256GP710A供应商

9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06A/X08A/X10A:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06A/ X08A/X10A architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$

EQUATION 9-3:

XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

查询dsPIC33FJ256GP710A供应商

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz range needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.




TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y				
_		COSC<2:0>		—	_	NOSC<2:0>(2)					
bit 15					I		bit				
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0				
CLKLOCK		LOCK	_	CF		LPOSCEN	OSWEN				
bit 7							bit				
Legend:		y = Value set f	rom Configur	ation hits on P	OR	C = Clear	only hit				
R = Readable	bit	W = Writable k	-		mented bit, re		Only Dit				
n = Value at l		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
							-				
bit 15	Unimplemen	ted: Read as 'o)'								
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only	')						
		000 = Fast RC oscillator (FRC)									
	001 = Fast RC oscillator (FRC) with PLL										
	010 = Primary oscillator (XT, HS, EC) 011 = Primary oscillator (XT, HS, EC) with PLL										
	100 = Secondary oscillator (SOSC)										
	101 = Low-Power RC oscillator (LPRC)										
		110 = Fast RC oscillator (FRC) with Divide-by-16 111 = Fast RC oscillator (FRC) with Divide-by-n									
L:1 4 4				e-by-n							
bit 11	Unimplemented: Read as '0'										
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾ 000 = Fast RC oscillator (FRC)										
		C oscillator (FR C oscillator (FR	,								
	010 = Primary oscillator (XT, HS, EC) 011 = Primary oscillator (XT, HS, EC) with PLL										
		100 = Secondary oscillator (SOSC)									
	101 = Low-Power RC oscillator (LPRC)										
	110 = Fast RC oscillator (FRC) with Divide-by-16 111 = Fast RC oscillator (FRC) with Divide-by-n										
bit 7		Clock Lock Enat	•	0 0 9 11							
				configurations	are locked						
	 1 = If (FCKSM0 = 1), then clock and PLL configurations are locked If (FCKSM0 = 0), then clock and PLL configurations may be modified 										
	0 = Clock an	d PLL selection	s are not lock	ked, configurat	ions may be r	nodified					
bit 6	Unimplemen	ted: Read as '0)'								
bit 5	LOCK: PLL L	ock Status bit (read-only)								
		that PLL is in lo that PLL is out				LL is disabled					
bit 4	Unimplemen	ted: Read as '0)'								
bit 3	CF: Clock Fa	il Detect bit (rea	d/clear by ap	plication)							
		as detected cloc									
bit 2		as not detected i ted: Read as '0									

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

查询REGISTER 9256GP 7050 CON 商SCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

					D *** -	F A	-
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	b.it
bit 15							bit
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLP	OST<1:0>				PLLPRE<4:0	>	
bit 7							bit
Legend:		v = Value set	from Confiau	ration bits on PC	R		
R = Readabl	le bit	W = Writable	-	U = Unimplem		d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
bit 15	1 = Interrup	er on Interrupt bi ts will clear the I ts have no effec	DOZEN bit a	nd the processor EN bit	clock/periphe	eral clock ratio is	set to 1:1
	000 = FCY/1 001 = FCY/2 010 = FCY/4 011 = FCY/8 100 = FCY/1 101 = FCY/3 110 = FCY/6 111 = FCY/1	default) 6 22 44					
bit 11		ZE Mode Enabl	e bit ⁽¹⁾				
		2:0> field specifi sor clock/periphe		between the perip o forced to 1:1	heral clocks	and the processo	or clocks
bit 10-8	000 = FRC 001 = FRC 010 = FRC 011 = FRC 100 = FRC 101 = FRC 110 = FRC	divide by 1 (defa divide by 2 divide by 4 divide by 8 divide by 16 divide by 32		or Postscaler bits			
bit 7-6	PLLPOST< 00 = Output 01 = Output 10 = Reserv 11 = Output	/2 /4 (default) /ed	Output Divide	er Select bits (als	o denoted as	'N2', PLL postsc	aler)
bit 5	Unimpleme	nted: Read as '	0'				
bit 4-0		out/2 (default)	Detector Inpu	ut Divider bits (als	so denoted as	i 'N1', PLL presc	aler)
	•						
	11111 = Inp	uit/33					

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹	
—		—	—	—	—	—	PLLDIV<	
bit 15							b	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	
			PLLC	0IV<7:0>				
bit 7							b	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

```
000000000 = 2

00000001 = 3

000000010 = 4

•

•

000110000 = 50 (default)

•

•

111111111 = 513
```

查询dsPIC33FJ256GP710A供应商

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	_	—	_
oit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				TUN<	:5:0> (1)		
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit				U = Unimplem	nented bit, read	as '0'	
-n = Value at POR (1' = Bit is set			0' = Bit is cleared $x = Bit is$			nown	
bit 15-6 Unimpler bit 5-0 TUN<5:0: 011111 = 011110 = • • • • 000001 = 000000 = 111111 = •	IUN<5:0>: F	-RCOscillator I	uning hite(')				

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

查询dsPIC33FJ256GP710A供应商

9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33FJXXXGPX06A/X08A/X10A devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled.
- Any form of device Reset.
- A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

查询dsPIC33FJ256GP710A供应商 10.2.2 IDLE MODE

Idle mode has these features:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLK-DIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER		1: PERIPHER					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W
T5MD	T4MD	T3MD	T2MD	T1MD		_	DCIN
bit 15							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1M
bit 7							
Legend:							
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is u	nknown
bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is enabled							
bit 14	1 = Timer4 m	r4 Module Disat nodule is disable nodule is enable	ed				
bit 13	1 = Timer3 m	r3 Module Disat nodule is disable nodule is enable	ed				
bit 12	1 = Timer2 m	r2 Module Disat nodule is disable nodule is enable	ed				
bit 11	1 = Timer1 m	r1 Module Disat nodule is disable nodule is enable	ed				
bit 10-9	Unimplemer	nted: Read as ')'				
bit 8	1 = DCI mod	Module Disable ule is disabled ule is enabled	e bit				
bit 7	1 = I ² C1 mod	1 Module Disab dule is disabled dule is enabled	le bit				
bit 6	1 = UART2 r	T2 Module Disa nodule is disabl nodule is enable	ed				
bit 5	1 = UART1 r	T1 Module Disa nodule is disabl nodule is enable	ed				
bit 4	1 = SPI2 mo	I2 Module Disal dule is disabled dule is enabled	ble bit				
bit 3	1 = SPI1 mo	I1 Module Disal dule is disabled dule is enabled	ole bit				
bit 2		N2 Module Disa nodule is disabl	ed				

查询dsPIC33FJ256GP710A供应商

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

bit 1	C1MD: ECAN2 Module Disable bit
	1 = ECAN1 module is disabled
	0 = ECAN1 module is enabled
bit 0	AD1MD: ADC1 Module Disable bit ⁽¹⁾
	1 = ADC1 module is disabled
	0 = ADC1 module is enabled

Note 1: PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

REGISTER R/W-0	R/W-0	D2: PERIPHER R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W			
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1N			
bit 15		ICOND	ICOMD	IC4IVID	ICSIVID	IC2IVID				
bit 15										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W			
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1N			
bit 7										
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15		out Capture 8 Mo		t						
		apture 8 module								
bit 14	•	•		it						
	IC7MD: Input Capture 7 Module Disable bit 1 = Input Capture 7 module is disabled									
	-	apture 7 module								
bit 13	IC6MD: Input Capture 6 Module Disable bit									
	1 = Input Capture 6 module is disabled0 = Input Capture 6 module is enabled									
bit 12	IC5MD: Input Capture 5 Module Disable bit									
	1 = Input Capture 5 module is disabled									
	0 = Input Capture 5 module is enabled									
bit 11	IC4MD: Input Capture 4 Module Disable bit									
	 1 = Input Capture 4 module is disabled 0 = Input Capture 4 module is enabled 									
bit 10	-	out Capture 3 Mo		t						
	1 = Input Capture 3 module is disabled									
		apture 3 module								
bit 9		out Capture 2 Mo		t						
	 I = Input Capture 2 module is disabled Input Capture 2 module is enabled 									
bit 8	IC1MD: Inp	out Capture 1 Mo	dule Disable bi	it						
	-	apture 1 module								
L:1 7	-	apture 1 module		L- 1-14						
bit 7		Output Compare 8 Compare 8 modu		le bit						
		Compare 8 mod								
bit 6	OC7MD: C	output Compare 4	Module Disab	le bit						
		Compare 7 mod								
bit <i>E</i>	•	Compare 7 mod		la hit						
bit 5		Output Compare 6 Compare 6 modu								
	•	Compare 6 mod								
bit 4	OC5MD: C	output Compare 5	Module Disab	le bit						
	1 – Output	Compare 5 modu	la is disablad							

查询dsPIC33FJ256GP710A供应商

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	OC4MD: Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled
bit 2	OC3MD: Output Compare 3 Module Disable bit
	1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled
bit 1	OC2MD: Output Compare 2 Module Disable bit
	1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled0 = Output Compare 1 module is enabled

	R 10-3: PMD					EGISTER 3	
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD	—	—	—	—
bit 15							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-
_	—	—	_	—	_	I2C2MD	AD2MI
bit 7	·	·	·	·	·		
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown		
bit 14 bit 13	1 = Timer8 m 0 = Timer8 m T7MD: Timer	8 Module Disab nodule is disable nodule is enable 7 Module Disab	ed ed ble bit				
	0 = Timer7 m	nodule is disable nodule is enable	ed				
bit 12	1 = Timer6 m	6 Module Disat nodule is disable nodule is enable	ed				
bit 11-2	Unimplemer	nted: Read as '	0'				
bit 1	12C2MD: 12C	2 Module Disat	ole bit				
		dule is disabled dule is enabled					
bit 0		2 Module Disab	le bit ⁽¹⁾				
		ule is disabled					

Note 1: PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询会DIC3超了的ATSIOA供应商

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.





© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See "**Pin Diagrams (Continued)**" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV W0, TRISBB NOP btss PORTB, #13 ; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs ; Delay 1 cycle ; Next Instruction

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

查询dsPIC33FJ256GP710A供应商

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



© 2009 Microchip Technology Inc.

	3 2 FJ25667 CO 1								
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON		TSIDL	—	—	—	—	—		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
_	TGATE	TCKPS	S<1:0>		TSYNC	TCS	_		
bit 7							bit		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own		
bit 15	TON: Timer1	On bit							
	1 = Starts 16- 0 = Stops 16-	bit Timer1							
bit 14	Unimplemen	ted: Read as '	0'						
bit 13	TSIDL: Stop i	in Idle Mode bit	t						
		ue module ope module operat		device enters Id ode	le mode				
bit 12-7	Unimplemen	ted: Read as '	0'						
bit 6	TGATE: Time	er1 Gated Time	Accumulatio	n Enable bit					
	When T1CS = 1:								
	This bit is ignored.								
	When T1CS = 0: 1 = Gated time accumulation enabled								
		ne accumulation							
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	ale Select bits					
	11 = 1 :256								
	10 = 1:64								
	01 = 1:8								
L H 0	00 = 1:1	tode Dood oo (0'						
bit 3	-	ted: Read as '		hchronization Se	lo at hit				
bit 2			JCK INPUL Syr	ichronization Se					
		<u>When TCS = 1:</u> 1 = Synchronize external clock input							
	0 = Do not synchronize external clock input								
	<u>When TCS =</u> This bit is ign								
bit 1	TCS: Timer1	Clock Source S	Select bit						
	1 = External o 0 = Internal c	clock from pin ∃ lock (FcƳ)	F1CK (on the	rising edge)					

查询dsPIC33FJ256GP710A供应商 13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:


- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.


查询dsPIC33FJ256GP710A供应商

FIGURE 13-1: TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾



查询dsPIC33FJ256GP710A供应商

FIGURE 13-2: TIMER2 (16-BIT) BLOCK DIAGRAM



EGISTER	3 <u>35</u> 12566₽71	•						
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON	—	TSIDL	—	—	—	—	—	
bit 15							bit	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
—	TGATE	TCKP	S<1:0>	T32	—	TCS ⁽¹⁾		
bit 7							bit	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own	
	When T32 = 1 1 = Starts 32- 0 = Stops 32- When T32 = 0 1 = Starts 16- 0 = Stops 16-	bit Timerx/y bit Timerx/y <u>0:</u> bit Timerx						
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	1 = Discontin	in Idle Mode bi ue module ope module operat	ration when o	device enters lo	dle mode			
bit 12-7		ted: Read as '						
bit 6	When TCS = This bit is ignored When TCS = 1 = Gated time	TGATE: Timerx Gated Time Accumulation Enable bit <u>When TCS = 1:</u> This bit is ignored. <u>When TCS = 0:</u> 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled						
bit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1							
bit 3	1 = Timerx ar	T32: 32-bit Timer Mode Select bit 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers						
bit 2		ted: Read as '						
bit 1	TCS: Timerx Clock Source Select bit ⁽¹⁾ 1 = External clock from pin TxCK (on the rising edge) 0 = Internal clock (Fcy)							

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽²⁾	—	—	—	—	_
bit 15				·			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-(
	TGATE ⁽¹⁾	TCKPS	<1:0> ⁽¹⁾	—		TCS ^(1,3)	_
bit 7							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	TON: Timery 1 = Starts 16- 0 = Stops 16-	bit Timery bit Timery) '				
bit 14	-	ted: Read as '					
bit 13	1 = Discontin	in Idle Mode bit ue module ope module operati	ration when	device enters Ic ode	lle mode		
bit 12-7	Unimplemen	ted: Read as ')'				
bit 6	$\frac{\text{When TCS} =}{\text{This bit is ign}}$ $\frac{\text{When TCS} =}{1 = \text{Gated tim}}$ $0 = \text{Gated tim}$	ored. <u>0:</u> ne accumulatior ne accumulatior	n enabled n disabled				
bit 5-4	TCKPS<1:0> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	: Timer3 Input	Clock Presca	ale Select bits ⁽¹⁾)		
bit 3-2	Unimplemen	ted: Read as ')'				
bit 1		Clock Source S clock from pin T lock (Fcy)					
bit 0	Unimplemen	ted: Read as ')'				

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJXXXGPX06A/X08A/X10A devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
 - -Capture timer value on every falling edge of input at ICx pin
 - -Capture timer value on every rising edge of input at ICx pin

- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes
 - -Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI<1:0> = 00).




FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM

查询dsPIC33FJ256GP710A供应商

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	-
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>	

bit	7	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'					
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit					
	 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode 					
bit 12-8	Unimplemented: Read as '0'					
bit 7	ICTMR: Input Capture Timer Select bits ⁽¹⁾					
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event 					
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits					
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event 					
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)					
	1 = Input capture overflow occurred0 = No input capture overflow occurred					
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)					
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty 					
bit 2-0	ICM<2:0>: Input Capture Mode Select bits					
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge 					
	010 = Capture mode, every falling edge					
	 001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.) 000 = Input capture module turned off 					
	ooo – input capture module turned on					



bit 0

查询dsPIC33FJ256GP710A供应商 15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



© 2009 Microchip Technology Inc.

DS70593B-page 177

查询dsPIC33FJ256GP710A供应商 15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note:	See Section 13. "Output Compare"			
	(DS70209) in the "dsPIC33F/PIC24H			
	Family Reference Manual" for OCxR and			
	OCxRS register restrictions.			

TABLE 15-1:OUTPUT COMPARE MODES	
---------------------------------	--

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx rising edge
010	Active-High One-Shot	1	OCx falling edge
011	Toggle	Current output is maintained	OCx rising and falling edge
100	Delayed One-Shot	0	OCx falling edge
101	Continuous Pulse	0	OCx falling edge
110	PWM without Fault Protection	ʻ0', if OCxR is zero ʻ1', if OCxR is non-zero	No interrupt
111	PWM with Fault Protection	'0', if OCxR is zero'1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4

FIGURE 15-2: OUTPUT COMPARE OPERATION



REGISTER	J256GP710A 15-1: OCx	央 <u></u> CON: OUTPUT	COMPARE x		REGISTER	(x = 1, 2)	
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	OCSIDL		_	—		
bit 15							
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-
	_	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							
Legend:		HC = Hardware	Clearable bit				
R = Readable bit W = Writable bit			t	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	Bit is cleared x = Bit is unknown		
bit 12-5	 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode Unimplemented: Read as '0' 						
bit 4	OCFLT: PWM Fault Condition Status bit 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)						
bit 3	OCTSEL: Output Compare Timer Select bit 1 = Timer3 is the clock source for Compare x 0 = Timer2 is the clock source for Compare x						
bit 2-0	111 = PWM 110 = PWM 101 = Initiali 100 = Initiali 011 = Comp 010 = Initiali 001 = Initiali	Output Compare mode on OCx, Fi mode on OCx, Fi ze OCx pin low, g ze OCx pin low, g are event toggles ze OCx pin high, ze OCx pin low, c at compare chann	ault pin enablec ault pin disablec enerate continu enerate single coCx pin compare event ompare event f	l duous output pu output pulse or forces OCx pir	n OCx pin n Iow	pin	

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商 16.0 SERIAL PERIPHERAL

INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active-low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

查询dsPIC33FJ256GP710A供应商

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN		SPISIDL	_			—	
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
	SPIROV		_	<u> </u>		SPITBF	SPIRBF
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	SPIEN: SPIX	Enable bit					
	1 = Enables r 0 = Disables		figures SCK	k, SDOx, SDIx	and SSx as ser	ial port pins	
bit 14	Unimplemen	ted: Read as ')'				
bit 13	SPISIDL: Sto	p in Idle Mode	bit				
		ue module oper module operati			lle mode		
bit 12-7	Unimplemen	ted: Read as ')'				
bit 6	1 = A new by previous	eive Overflow /te/word is com data in the SPI ow has occurre	pletely receiv xBUF registe		led. The user so	oftware has not	read the
bit 5-2	Unimplemen	ted: Read as 'd)'				
bit 1	SPITBF: SPI	x Transmit Buffe	er Full Status	bit			
	0 = Transmit Automatically		(B is empty e when CPU	writes SPIxBU	F location, load ansfers data fro	ing SPIxTXB. m SPIxTXB to \$	SPIxSR.
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status	bit			
	0 = Receive is Automatically		SPIxRXB is e when SPIx	transfers data	from SPIxSR to BUF location, I	o SPIxRXB. reading SPIxRX	(B.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
_	—		DISSCK	DISSDO	MODE16	SMP	CKE(
bit 15										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
SSEN ⁽³⁾	СКР	MSTEN		SPRE<2:0>(2	2)	PPRE	<1:0> (2)			
bit 7										
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15-13	Unimpleme	nted: Read as	'O'							
bit 12	DISSCK: Dis	able SCKx pin	bit (SPI Maste	er modes only)						
		SPI clock is dis SPI clock is ena		tions as I/O						
bit 11	DISSDO: Disable SDOx pin bit									
		n is not used by n is controlled I		unctions as I/C)					
bit 10	MODE16: Word/Byte Communication Select bit									
	1 = Communication is word-wide (16 bits)0 = Communication is byte-wide (8 bits)									
bit 9	SMP: SPIX D	Data Input Sam	ple Phase bit							
	0 = Input dat Slave mode:	a sampled at e a sampled at n	niddle of data o	output time						
bit 8	CKE: SPIx Clock Edge Select bit ⁽¹⁾									
					clock state to Id					
bit 7	SSEN: Slave	Select Enable	bit (Slave mo	de) ⁽³⁾						
	$1 = \frac{SSx}{SSx} pin = 0$	used for Slave not used by mo	mode odule. Pin conti	rolled by port fi	unction					
bit 6	CKP: Clock Polarity Select bit									
		e for clock is a l e for clock is a l								
bit 5	MSTEN: Ma	ster Mode Enal	ble bit	-						
	1 = Master m 0 = Slave mo									

- 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
- **3:** This bit must be cleared when FRMEN = 1.

	33FJ256GP710A供应商
REGISTER	16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)
bit 4-2	SPRE<2:0>: Secondary Prescale bits (Master mode) ⁽²⁾ 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
	• • •
	000 = Secondary prescale 8:1
bit 1-0	PPRE<1:0>: Primary Prescale bits (Master mode) ⁽²⁾ 11 = Primary prescale 1:1 10 = Primary prescale 4:1 01 = Primary prescale 16:1 00 = Primary prescale 64:1

- Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-(
			0-0	0-0	0-0	0-0	0-0
FRMEN	SPIFSD	FRMPOL	—		—	—	
bit 15							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-(
—	—	—	—	—		FRMDLY	
bit 7							
Legend:							
R = Readable b	bit	W = Writable b	t	U = Unimpler	nented bit, read	l as '0'	
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn
bit 15	1 = Framed S	med SPIx Suppo SPIx support ena	bled (SSx p	in used as fram	ne svnc pulse in	put/output)	
	0 = riamed c	SPIx support disa	ibled				
bit 14		me Sync Pulse D		ntrol bit	, - , - ,	, , ,	
bit 14	SPIFSD: Fran 1 = Frame sy	••	irection Co lave)	ntrol bit	.,		
	SPIFSD: Frame 1 = Frame sy 0 = Frame sy	me Sync Pulse D nc pulse input (s	Direction Co lave) (master)	ntrol bit			
	SPIFSD: Frame 1 = Frame sy 0 = Frame sy FRMPOL: Frame 1 = Frame sy	me Sync Pulse D nc pulse input (s nc pulse output (Direction Co lave) (master) Polarity bit e-high	ntrol bit			
	SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: France sy 0 = Frame sy 0 = Frame sy	me Sync Pulse D rnc pulse input (s rnc pulse output (ame Sync Pulse rnc pulse is active	Direction Co lave) (master) Polarity bit e-high e-low	ntrol bit			
bit 13	SPIFSD: Frame 1 = Frame sy 0 = Frame sy FRMPOL: Frame 1 = Frame sy 0 = Frame sy Unimplement	me Sync Pulse D rnc pulse input (s rnc pulse output (ame Sync Pulse rnc pulse is active rnc pulse is active	Direction Co lave) (master) Polarity bit e-high e-low				
bit 13 bit 12-2	SPIFSD: Frame 1 = Frame sy 0 = Frame sy FRMPOL: Frame 1 = Frame sy Unimplement FRMDLY: Frame 1 = Frame sy	me Sync Pulse D rnc pulse input (s rnc pulse output (ame Sync Pulse rnc pulse is active rnc pulse is active nted: Read as '0'	Direction Co lave) (master) Polarity bit e-high e-low Edge Selec es with first	t bit bit clock			
bit 13 bit 12-2 bit 1	SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fra 1 = Frame sy 0 = Frame sy Unimplement FRMDLY: Fra 1 = Frame sy 0 = Frame sy	me Sync Pulse D rnc pulse input (s rnc pulse output (ame Sync Pulse rnc pulse is active rnc pulse is active nted: Read as '0' ame Sync Pulse rnc pulse coincide	Direction Co lave) (master) Polarity bit e-high e-low Edge Selec es with first es first bit cl	t bit bit clock			

© 2009 Microchip Technology Inc.

查9月45°IC33FJ256GP710A供应商

查询dsPIC33FJ256GP710A供应商 17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have up to two I^2C interface modules, denoted as I2C1 and I2C2. Each I^2C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly.

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the "*dsPIC33F/PIC24H Family Reference Manual*".

17.2 I²C Registers


I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

查询dsPIC33FJ256GP710A供应商 FIGURE 17-1: I²C™ BLOCK DIAGRAM (x = 1 OR 2)



查询dsPIC33FJ256GP710A供应商 REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER R/W-0 U-0 R/W-0 R/W-1 HC R/W-0 R/W-0 R/W-0 R/W-0 **I2CEN I2CSIDL** SCLREL **IPMIEN** A10M DISSLW SMEN ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 HC **R/W-0 HC** R/W-0 HC R/W-0 HC R/W-0 HC ACKEN RCEN GCEN ACKDT PEN STREN RSEN SEN bit 7 bit 0 Legend: U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit HS = Set in hardware HC = Cleared in hardware -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown I2CEN: I2Cx Enable bit bit 15 1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins 0 = Disables the I2Cx module. All I²C pins are controlled by port functions bit 14 Unimplemented: Read as '0' bit 13 I2CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters an Idle mode 0 = Continue module operation in Idle mode bit 12 **SCLREL:** SCLx Release Control bit (when operating as I²C slave) 1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch) If STREN = 1: Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception. If STREN = 0: Bit is R/S (i.e., software may only write '1' to release clock). Hardware clear at beginning of slave transmission. bit 11 **IPMIEN:** Intelligent Peripheral Management Interface (IPMI) Enable bit 1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled bit 10 A10M: 10-bit Slave Address bit 1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address bit 9 **DISSLW:** Disable Slew Rate Control bit 1 = Slew rate control disabled 0 = Slew rate control enabled bit 8 SMEN: SMBus Input Levels bit 1 = Enable I/O pin thresholds compliant with SMBus specification 0 = Disable SMBus input thresholds **GCEN:** General Call Enable bit (when operating as I²C slave) bit 7 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception) 0 = General call address disabled STREN: SCLx Clock Stretch Enable bit (when operating as I²C slave) bit 6 Used in conjunction with SCLREL bit. 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching

查询dsPIC33FJ256GP710A供应商

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 ⊦			
ACKSTAT	TRSTAT	—	_	—	BCL	GCSTAT	ADD			
bit 15										
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 H			
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TB			
bit 7	•									
Legend:		U = Unimple	mented bit, rea	ad as '0'		C = Clear onl	ly bit			
R = Readable bit		W = Writable	e bit	HS = Set in h	ardware	HSC = Hardwa	are set/cl			
-n = Value at F	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15 bit 14	(when operat 1 = NACK rec 0 = ACK rece Hardware set TRSTAT: Tran 1 = Master tra	ceived from sl sived from slav or clear at en nsmit Status b ansmit is in pr	ster, applicable ave /e d of slave Ack it (when opera ogress (8 bits -	nowledge. ting as I ² C ma	nsmit operation ster, applicable) e to master trans	smit oper			
		ansmit is not i at beginning		smission. Hard	lware clear at e	end of slave Ack	nowledge			
bit 13-11	Unimplemen	ted: Read as	'0'							
bit 10	1 = A bus col 0 = No collisi	on	Detect bit n detected dur of bus collision	-	peration					
bit 9	1 = General o 0 = General o		as received as not received		an Hardwara	Nor at Stop dat	action			
bit 8		Hardware set when address matches general call address. Hardware clear at Stop detection. ADD10: 10-Bit Address Status bit								
Dit o	1 = 10-bit add 0 = 10-bit add	dress was mat dress was not	tched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detectior			
bit 7	Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. IWCOL: Write Collision Detect bit									
	0 = No collisi	on			ause the I ² C mo					
bit 6	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). I2COV: Receive Overflow Flag bit									
	1 = A byte wa 0 = No overfle	as received wł ow	nile the I2CxR0	Ū	still holding the					
bit 5			en operating a							
	1 = Indicates 0 = Indicates	that the last b that the last b	yte received w yte received w	vas data vas device add		slave hyte				
	Hardware cle	ar at device a	ddress match.	Hardware set	by reception of	Slave byte.				

查询dsPIC33FJ256GP710A供应商 REGISTER 17-2: I2CxSTAT: I2CxSTATUS REGISTER (CONTINUED)

bit 3	 Start bit 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
1.i.o	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	 R_W: Read/Write Information bit (when operating as I²C slave) 1 = Read - indicates data transfer is output from slave 0 = Write - indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

查询我在BISTER JA59 GP 72 CX MS 来: 帝 Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	—	_	_	—	AMSK9	AMSK8
bit 15				·	•	·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7		·		·	•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXGPX06A/X08A/X10A device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

查询dsPIC33FJ256GP710A供应商 **UxMODE: UARTx MODE REGISTER** REGISTER 18-1: R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 UARTEN⁽¹⁾ IREN⁽²⁾ ____ USIDL RTSMD UEN<1:0> _ bit 15 bit 8 R/W-0 HC R/W-0 R/W-0 HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WAKE **LPBACK** STSEL ABAUD URXINV BRGH PDSEL<1:0> bit 7 bit 0 Legend: HC = Hardware cleared R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown **UARTEN:** UARTx Enable bit⁽¹⁾ bit 15 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption minimal bit 14 Unimplemented: Read as '0' bit 13 USIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ bit 12 $1 = IrDA^{(e)}$ encoder and decoder enabled $0 = IrDA^{(e)}$ encoder and decoder disabled RTSMD: Mode Selection for UxRTS Pin bit bit 11 $1 = \overline{\text{UxRTS}}$ pin in Simplex mode $0 = \overline{\text{UxRTS}}$ pin in Flow Control mode bit 10 Unimplemented: Read as '0' bit 9-8 UEN<1:0>: UARTx Enable bits 11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches bit 7 WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit 1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = No wake-up enabled bit 6 LPBACK: UARTx Loopback Mode Select bit 1 = Enable Loopback mode 0 = Loopback mode is disabled bit 5 ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character - requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement disabled or completed Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.

2: This feature is only available for the 16x BRG mode (BRGH = 0).

查询dsPIC33FJ256GP710A供应商 REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED) bit 4 **URXINV:** Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1' bit 3 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode) bit 2-1 PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity bit 0 STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

	338-2:2566, P374		IUS AND									
R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1					
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT					
bit 15							bit					
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0					
URXI	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA					
bit 7							bit					
Legend:		HC = Hardwar	e cleared	C = Clea	ar only bit							
R = Readab	le bit	W = Writable b			nented bit, read	as '0'						
-n = Value a		'1' = Bit is set	nt -	'0' = Bit is cle		x = Bit is unkn	own					
bit 15,13	11 = Reserve	0>: Transmissioned; do not use	-									
	10 = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty											
		t when the last o		shifted out of the	e Transmit Shift	Register; all tra	ansmit					
		ons are complete t when a charac		arred to the Tran	smit Shift Regis	ter (this implie	s thara is					
		one character of			lonne Onne reogie							
bit 14	UTXINV: Tra	nsmit Polarity In	version bit									
	If IREN = 0:											
	1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1'											
	If IREN = 1:											
	$1 = IrDA^{\mathbb{R}} er$ $0 = IrDA^{\mathbb{R}} er$	ncoded UxTX Idl ncoded UxTX Idl	e state is '1 e state is '0	,								
bit 12	Unimplemer	nted: Read as '0	,									
bit 11	-	ansmit Break bit										
		nc Break on nex			lowed by twelve	'0' bits, followe	ed by Stop bi					
		by hardware upo										
1 1 4 0	•	eak transmission		r completed								
bit 10		nsmit Enable bit ⁽										
		t enabled, UxTX t disabled, any p			rted and buffer	is reset. UxTX	pin controlle					
bit 9		UTXBF: Transmit Buffer Full Status bit (read-only)										
	1 = Transmit 0 = Transmit	t buffer is full t buffer is not full	. at least on	e more characte	er can be writter	ı						
bit 8		mit Shift Registe										
	1 = Transmit	Shift Register is Shift Register is	empty and	transmit buffer is			as completed					
bit 7-6		0>: Receive Inte				1						
		t is set on UxRS	-		ve buffer full (i.e	., has 4 data c	haracters)					
	10 = Interrup	t is set on UxRS	R transfer r	naking the recei	ve buffer 3/4 ful	l (i.e., has 3 da	ta character					
					transferred fro							

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

查询dsPIC33F」	J256GP710A供应商
	18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

查访esPIC33FJ256GP710A供应商

查询你的^{C2}ENHANCED CAN使CAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06A/X08A/X10A devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation

- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

Extended Data Frame:

An extended data frame is similar to a standard data frame, but also includes an extended identifier.

Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

Overload Frame:


An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

查询dsPIC33FJ256GP710A供应商

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



查询dsPIC33FJ256GP710A供应商

19.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = `111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

查询dsPIC33FJ256GP710A供应商 REGISTER 19-1: CiCTRL1: ECAN[™] CONTROL REGISTER 1 U-0 U-0 R/W-0 R/W-0 r-0 R/W-1 R/W-0 R/W-0 REQOP<2:0> ____ CSIDL ABAT _ ____ bit 15 bit 8 R-1 R-0 R-0 U-0 R/W-0 U-0 U-0 R/W-0 OPMODE<2:0> CANCAP WIN ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared r = Bit is Reserved bit 15-14 Unimplemented: Read as '0' bit 13 CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 ABAT: Abort All Pending Transmissions bit Signal all transmit buffers to abort transmission. Module will clear this bit when all transmissions are aborted bit 11 Reserved: Do not use bit 10-8 REQOP<2:0>: Request Operation Mode bits 000 = Set Normal Operation mode 001 = Set Disable mode 010 = Set Loopback mode 011 = Set Listen Only Mode 100 = Set Configuration mode 101 = Reserved - do not use 110 = Reserved - do not use 111 = Set Listen All Messages mode bit 7-5 OPMODE<2:0>: Operation Mode bits 000 = Module is in Normal Operation mode 001 = Module is in Disable mode 010 = Module is in Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Reserved 110 = Reserved 111 = Module is in Listen All Messages mode bit 4 Unimplemented: Read as '0' bit 3 CANCAP: CAN Message Receive Timer Capture Event Enable bit 1 = Enable input capture based on CAN message receive 0 = Disable CAN capture bit 2-1 Unimplemented: Read as '0' bit 0 WIN: SFR Map Window Select bit 1 =Use filter window

查询dsPIC33FJ256GP710A供应商

REGISTER 19-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	·	•					bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—			DNCNT<4:0>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	ber bits			
	10010-11111	L = Invalid sele	ction				
	10001 = Com	pare up to data	a byte 3, bit 6	with EID<17>			
	•						
	•						

© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商 REGISTER 19-3: CIVEC: ECAN™ INTERRUPT CODE REGISTER U-0 U-0 U-0 R-0 R-0 R-0 R-0 R-0 FILHIT<4:0> ____ ____ _ bit 8 bit 15 U-0 R-1 R-0 R-0 R-0 R-0 R-0 R-0 ICODE<6:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' bit 12-8 FILHIT<4:0>: Filter Hit Number bits 10000-11111 = Reserved 01111 = Filter 15 00001 = Filter 1 00000 = Filter 0bit 7 Unimplemented: Read as '0' bit 6-0 ICODE<6:0>: Interrupt Flag Code bits 1000101-1111111 = Reserved 1000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt 1000010 = Wake-up interrupt 1000001 = Error interrupt 1000000 = No interrupt 0010000-0111111 = Reserved 0001111 = RB15 buffer Interrupt 0001001 = RB9 buffer interrupt 0001000 = RB8 buffer interrupt 0000111 = TRB7 buffer interrupt 0000110 = TRB6 buffer interrupt 0000101 = TRB5 buffer interrupt 0000100 = TRB4 buffer interrupt 0000011 = TRB3 buffer interrupt 0000010 = TRB2 buffer interrupt 0000001 = TRB1 buffer interrupt 0000000 = TRB0 Buffer interrupt

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
DMABS<2:0>		>		_	_	—	—	
bit 15								
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-	
—	—	—			FSA<4:0>			
bit 7								
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
	101 = 24 bu 100 = 16 bu 011 = 12 bu 010 = 8 buff 001 = 6 buff	rved Iffers in DMA RA Iffers in DMA RA Iffers in DMA RA Iffers in DMA RAN Iffers in DMA RAN Ifers in DMA RAN	M M M A					
bit 12-5	Unimpleme	nted: Read as '	0'					
bit 4-0	FSA<4:0>: 11111 = RE 11110 = RE	B1 buffer	s with Buffer t	bits				

REGISTER	3 1955 256 61F7 F		FO STATU	S REGISTER			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—			FBP	<5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_					B<5:0>		
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			
bit 13-8 bit 7-6	011111 = R 011110 = R • • 000001 = T 000000 = T	B30 buffer RB1 buffer		i			
bit 5-0	-	: FIFO Next Rea B31 buffer B30 buffer RB1 buffer		nter bits			

Legend:		C = Clear only	/ bit				
bit 7							bit (
IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
bit 15							bit 8
—	—	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—		—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR (1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unki	nown	

查记的PER39-7256的TEA性态的 INTERRUPT ENABLE REGISTER

bit 15-8	Unimplemented: Read as '0'
bit 7	IVRIE: Invalid Message Received Interrupt Enable bit
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIE: Error Interrupt Enable bit
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIE: FIFO Almost Full Interrupt Enable bit
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit
bit 1	RBIE: RX Buffer Interrupt Enable bit
bit 0	TBIE: TX Buffer Interrupt Enable bit

查询会BIC33EI256GP710A供应商 ™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
N-0	N-0	N-0	-	-	IX-0	N-0	IX-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemen	ted bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkn	own

bit 15-8 **TERRCNT<7:0>:** Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—		—	—
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJ	W<1:0>			BRF	°< 5:0>		
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	Unimplemer	nted: Read as '	0'				
bit 7-6	SJW<1:0>: S	Synchronization	Jump Width	bits			
	11 = Length	is 4 x Tq					
	10 = Length						
	01 = Length						
	00 = Length	is 1 x TQ					
bit 5-0	BRP<5:0>:	Baud Rate Pres	caler bits				
	11 1111 = T	[Q = 2 x 64 x 1/l	FCAN				
	•						
	•						
	•						
	00 0010 = 7	$Q = 2 \times 3 \times 1/F_{0}$	CAN				

00 0001 = TQ = 2 x 2 x 1/FCAN 00 0000 = TQ = 2 x 1 x 1/FCAN

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W->
_	WAKFIL			—		SEG2PH<2:0>	
bit 15							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W->
SEG2PHTS	SAM		SEG1PH<2:0)>		PRSEG<2:0>	
bit 7							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 13-11 bit 10-8	0 = CAN bus Unimplemen	line filter is not ted: Read as ' >: Phase Buff	used for wal	·			
bit 13-11	0 = CAN bus		used for wal	ke-up			
	111 = Length 000 = Length	is 8 x TQ is 1 x TQ	Ū.				
bit 7	1 = Freely pro			lect bit ition Processing	Time (IPT), w	hichever is grea	ter
bit 6	1 = Bus line i	e of the CAN b s sampled thre s sampled once	e times at the				
bit 5-3	SEG1PH<2:0 111 = Length 000 = Length		er Segment ?	1 bits			
bit 2-0	PRSEG<2:0> 111 = Length 000 = Length		Time Segme	ent bits			

TECHSPER 39-12-56 CHEAN CONTAINS ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F3BI	P<3:0>		F2BP<3:0>				
bit 15			·			bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F1BP<3:0>					F0BF	°<3:0>		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR (1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			
bit 15-12	E288-2.0	: RX Buffer Writt	on whon Filt	ar 2 Hite bite				
bit 11-8		: RX Buffer Writt						
bit 7-4		: RX Buffer Writt						
bit 3-0	F0BP<3:0>	: RX Buffer Writt	en when Filte	er 0 Hits bits				
	1111 = Filte	r hits received in	n RX FIFO bu	lffer				
	1110 = Filte	r hits received in	n RX Buffer 1	4				
	•							
	•							
	0001 = Filte	r hits received in	n RX Buffer 1					

0000 = Filter hits received in RX Buffer 0

查询dsPIC33FJ256GP710A供应商 REGISTER 19-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

F7BP<3:0> F6BP<3:0>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15		F7BP<	<3:0>		F6BP<3:0>				
	bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BP<	<3:0>		F4BP<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BP	<3:0>		F10BP<3:0>				
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP<	<3:0>		F8BP<3:0>				
bit 7				•			bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F11BP<3:0>: RX Buffer Written when Filter 11 Hits bits
-----------	--

bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits

bit 7-4 **F9BP<3:0>:** RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

© 2009 Microchip Technology Inc.

霍迪dsPIC33FJ256CP710A共应意 REGISTER 19-15: CIBUFPNT4 ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F15B	P<3:0>			F14E	3P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F13B	P<3:0>		F12BP<3:0>				
bit 7			•			bit C		
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						

bit 15-12	F15BP<3:0>:	RX Buffer	Written	when	Filter 15	5 Hits bits

- bit 11-8 **F14BP<3:0>:** RX Buffer Written when Filter 14 Hits bits
- bit 7-4 F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits

bit 3-0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	DENTIFIER (n = R/W-x	R/W-
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID
bit 15							
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-
SID2	SID1	SID0	—	EXIDE	_	EID17	EID1
bit 7							
R = Readable -n = Value at I		W = Writable '1' = Bit is set		U = Unimplem '0' = Bit is clea		x = Bit is unkr	iown
	SID-10.0 9	Standard Identif	ier bits				
bit 15-5	1 = Message			' to match filter			
bit 15-5 bit 4	1 = Message 0 = Message		Ox must be 'C	' to match filter ' to match filter			

0 = Match	n only messages with standard identifier addresses

If MIDE = 0 then: Ignore EXIDE bit.

bit 2	Unimplemented: Read as '0'

bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-17: CIRXFnEID: ECAN™ ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

金润dsP1C33F1256GP710A供应商 REGISTER 19-18: CIFMSKSELT: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MS	SK<1:0>	F6MSI	<<1:0>	F5MSK<1:0>		F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSI			K<1:0>		<1:0>
bit 7		1200	(<1.02	1 1110	11(11.02	1 010101	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	F7MSK<1:0>	: Mask Source	e for Filter 7 bi	t			
bit 13-12	F6MSK<1:0>	: Mask Source	e for Filter 6 bit	t			
bit 11-10	F5MSK<1:0>	: Mask Source	e for Filter 5 bit	t			
bit 9-8	F4MSK<1:0>	: Mask Source	e for Filter 4 bi	t			
bit 7-6	F3MSK<1:0>	: Mask Source	e for Filter 3 bit	t			
bit 5-4	F2MSK<1:0>	: Mask Source	e for Filter 2 bit	t			
bit 3-2	F1MSK<1:0>	: Mask Source	e for Filter 1 bi	t			
bit 1-0	F0MSK<1:0>	: Mask Source	e for Filter 0 bit	t			
	11 = Reserve	÷					
		nce Mask 2 reg	-				

01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask

F15MSK<1:0> F14MSK<1:0> F13MSK<1:0> F12MSK<1:0:	REGISTER	2566P710A 19-19: CiFM		N™ FILTE	R 15-8 MASK	SELECTION	I REGISTER	
bit 15 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/ F11MSK<1:0> F10MSK<1:0> F9MSK<1:0> F8MSK<1:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 R/W-0 <t< td=""><td>F15M</td><td>SK<1:0></td><td>F14MS</td><td>K<1:0></td><td>F13MS</td><td>SK<1:0></td><td>F12MS</td><td>SK<1:0></td></t<>	F15M	SK<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>
F11MSK<1:0> F10MSK<1:0> F9MSK<1:0> F8MSK<1:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 01 = Acceptance Mask 1 registers contain mask 01 = Acceptance Mask 1 registers contain mask	bit 15							ł
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask	F11M	SK<1:0>	F10MS	6K<1:0>	F9MS	K<1:0>	F8MS	K<1:0>
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 01 = Acceptance Mask 1 registers contain mask 01 = Acceptance Mask 1 registers contain mask	bit 7							k
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask	•	e bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'	
 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 	-n = Value at	POR			•			nown
00 - Acceptance Mask o registers contain mask	bit 15-14	11 = Reserv 10 = Accept 01 = Accept	ved ance Mask 2 reg ance Mask 1 reg	gisters conta gisters conta	in mask in mask			

bit 13-12 F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bit 15-14)

bit 11-10 **F13MSK<1:0>:** Mask Source for Filter 13 bit (same values as bit 15-14)

bit 9-8 F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bit 15-14)

bit 7-6 **F11MSK<1:0>:** Mask Source for Filter 11 bit (same values as bit 15-14)

bit 5-4 F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)

bit 3-2 F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bit 15-14)

bit 1-0 F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)

查询dsPIC REGISTER	33F1256GP71(19-20: Cirxn) A供应意 InSID: ECAN		ANCE FILTE	R MASK n ST	ANDARD ID	ENTIFIER	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0		MIDE	—	EID17	EID16	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value a	at POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$				
bit 15-5	1 = Include bi	Standard Identi t SIDx in filter o s don't care in t	comparison	on				
bit 4	Unimplemen	ted: Read as '	0'					
bit 3	MIDE: Identif	ier Receive Mo	ode bit					
	0 = Match eit	her standard o	r extended ad	dress messag	ddress) that corr e if filters match /EID) = (Messag	•	DE bit in filter	
bit 2	Unimplemen	ted: Read as '	0'					
bit 1-0	EID<17:16>:	Extended Iden	tifier bits					
	 1 = Include bit EIDx in filter comparison 0 = Bit EIDx is don't care in filter comparison 							

REGISTER 19-21: CIRXMnEID: ECAN™ ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

Legend: R = Readable		W = Writable			nented bit, read		
bit 7							bit C
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
DIL 15							DILO
bit 15			•			•	bit 8
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n = value at POR	I = DILIS Set	0 = Bit is cleared	X = DIUS UNKNOWN

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

查询deBIC33F1256GP7CIAA供应产ECAN™ RECEIVE BUFFER FULL REGISTER 1

bit 15							bit 8
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL7 RXFUL6 RXFUL5		RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<15:0>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL31	RXFUL30 RXFUL29		RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24
bit 15							bit 8

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

靠ÈGISTER 19-24.5 GIRXOV并定CAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
l egend:		C - Clear only	v hit				

Legena:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0				
RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24				
bit 15 bit 8											
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0				
RXOVF23	RXOVF23 RXOVF22 RXOVF21		RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16				
bit 7							bit 0				

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-						
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	l<1:0>						
bit 15													
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-						
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>						
bit 7													
Legend:													
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown						
bit 15-8	Soo Dofinitio	on for Bits 7-0,	Controls Buf	ifor n									
bit 7													
		TXENm: TX/RX Buffer Selection bit 1 = Buffer TRBn is a transmit buffer											
		Bn is a receive											
bit 6	TXABTm: Me	essage Abortec	l bit ⁽¹⁾										
	1 = Message 0 = Message	was aborted completed trar	nsmission succ	cessfully									
bit 5	TXLARBm:	Message Lost	Arbitration bit ^{(*}	1)									
		lost arbitration did not lose ar											
bit 4	TXERRm: Error Detected During Transmission bit ⁽¹⁾												
		or occurred wh or did not occu	-										
bit 3		lessage Send F			3								
	Setting this bi	it to '1' requests	s sending a m	-	it will automatic equest a messa	-	the mes						
bit 2	RTRENm: Au	uto-Remote Tra	insmit Enable	bit									
		 1 = When a remote transmit is received, TXREQ will be set 0 = When a remote transmit is received, TXREQ will be unaffected 											
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits												
	11 = Highest message priority												
	•	ermediate mes	• • •										
	01 = Low intermediate message priority 00 = Lowest message priority												

本i	伯	lds	P	TC	25	RE	τ2	56	GP'	71	٩A	仕	N	法	i
		OF L	<u> </u>	10	00			0-0			on				

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

REGISTER 19-27: CiTRBnSID: ECAN™ BUFFER n STANDARD IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—			SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	1 = Message will request remote transmission 0 = Normal message

bit 0 IDE: Extended Identifier bit

1 = Message will transmit extended identifier

0 = Message will transmit standard identifier

REGISTER 19-28: CiTRBnEID: ECAN[™] BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	—	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

查询REGISTER 19-29: CITREmble: ECAN™ BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 31)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID4	EID3	EID2	EID1	EID0	RTR	RB1
			·			bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	RB0	DLC3	DLC2	DLC1	DLC0
					·	bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown	
	EID4 U-0 —	EID4 EID3 U-0 U-0 — — Dit W = Writable	EID4 EID3 EID2 U-0 U-0 R/W-x — — RB0	EID4 EID3 EID2 EID1 U-0 U-0 R/W-x R/W-x — — RB0 DLC3 Dit W = Writable bit U = Unimpler	EID4 EID3 EID2 EID1 EID0 U-0 U-0 R/W-x R/W-x R/W-x — — RB0 DLC3 DLC2 Dit W = Writable bit U = Unimplemented bit, read	EID4EID3EID2EID1EID0RTRU-0U-0R/W-xR/W-xR/W-xR/W-x——RB0DLC3DLC2DLC1bitW = Writable bitU = Unimplemented bit, read as '0'

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 19-30: CiTRBnDm: ECAN[™] BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TRBnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

RECEIVE BUFFER n STATUS (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	_	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		_	_	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

查询dsPIC33FJ256GP710A供应商

20.0 DATA CONVERTER INTERFACE (DCI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Data Converter Interface (DCI)" (DS70288) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

20.1 Module Introduction

The dsPIC33FJXXXGPX06A/X08A/X10A Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- · Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

20.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

20.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33FJXXXGPX06A/X08A/X10A. When configured as an input, the serial clock must be provided by an external device.

20.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be

transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

20.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

20.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

20.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

20.2.5 TRANSMIT/RECEIVE SHIFT REGISTER


The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/ out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.

20.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.





R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DCIEN	_	DCISIDL		DLOOP	CSCKD	CSCKE	COFSD
bit 15							b
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
UNFM	CSDOM	DJST	_	—	_	COFS	M<1:0>
bit 7		· ·		<u>.</u>	·		b
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	DCIEN: DCI 1 = Module is 0 = Module is		oit				
bit 14	Unimplemer	nted: Read as '0	,				
bit 13	1 = Module v	CI Stop in Idle Co vill halt in CPU Io vill continue to op	lle mode	⊃U Idle mode			
bit 12		nted: Read as '0					
bit 11	-	ital Loopback Mo		bit			
		oopback mode is oopback mode is		SDI and CSDO	pins internally	connected	
bit 10	CSCKD: Sar	nple Clock Direc	tion Contro	l bit			
		n is an input whe n is an output wh					
bit 9		nple Clock Edge					
		nges on serial cl nges on serial cl					
bit 8		me Synchronizat	•	•	IT Serial Clock Ia	anng edge	
bit o	1 = COFS pi	n is an input when is an output wh	en DCI mod	ule is enabled			
bit 7	UNFM: Unde	rflow Mode bit					
		last value writter '0's on a transm			on a transmit un	derflow	
bit 6	1 = CSDO pi	rial Data Output n will be tri-state n drives '0's duri	d during dis				
bit 5	-	ata Justification	-				
	synchror	nsmission/recep nization pulse nsmission/recep	-	-		-	
bit 4-2		ted: Read as '0	-				
bit 1-0	-	>: Frame Sync N					
	11 = 20-bit A 10 = 16-bit A	C-Link mode					

查询dsPIC33FJ256GP710A供应商

REGISTER 20-2: DCICON2: DCI CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
_	—	_	_	BLEN	V<1:0>	—	COFSG3
bit 15				·			bit 8
DAM 0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	DANO
R/W-0	COFSG<2:0>	R/W-0	U-0	R/W-U			R/W-0
bit 7	COF3G<2.0>				VV3<	.3.0>	bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-12	-	ted: Read as '					
bit 11-10		Buffer Length C					
				ween interrupts			
				etween interrupt	S		
		a words will be b		veen interrupts			
bit 9		ted: Read as '		cert interrupts			
bit 8-5	-	: Frame Sync		ontrol bits			
		frame has 16 w					
	•						
	•						
		frame has 3 wo	rdo				
		frame has 3 wc					
		frame has 1 wo					
bit 4	Unimplement	ted: Read as 'd	כ'				
bit 3-0	WS<3:0>: DC	I Data Word S	ize bits				
	1111 = Data v	word size is 16	bits				
	•						
	•						
	• $0100 - Detext$	word size is 5 b	vite				
		word size is 3 t					
				nexpected resul	ts may occur		
	0001 = Invali			•	•		

查询dsPIC33FJ256GP710A供应商

REGISTER 20-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—	—	BCG<11:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			BCC	6<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$					

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

查询dsPIC33FJ256GP710A供应商

REGISTER 20-4: DCISTAT: DCI STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	_		—		SLOT	Г<3:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	—		_	ROV	RFUL	TUNF	TMPTY
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-12	Unimplement						
bit 11-8	SLOT<3:0>: [
	1111 = Slot #	15 is currently	active				
	•						
	•						
	0010 = Slot #						
	0001 = Slot # 0000 = Slot #						
bit 7-4	Unimplement	-					
bit 3	ROV: Receive						
	1 = A receive	overflow has	occurred for a	t least one rece	ive register		
	0 = A receive	overflow has	not occurred				
bit 2	RFUL: Receiv						
	1 = New data			egisters			
1.11.4	0 = The receiv	0		1.14			
bit 1	TUNF: Transr						
	1 = A transmit			r at least one tra d	ansmit register		
		smit Buffer En					
bit 0							
bit 0	1 = The trans						

查询dsPIC33FJ256GP710A供应商

REGISTER 20-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
bit 15	·						bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TSE7 | TSE6 | TSE5 | TSE4 | TSE3 | TSE2 | TSE1 | TSE0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商

21.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJXXXGPX06A/X08A/X10A devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 21-1.

21.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>).
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>).
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>).
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>).
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>).
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>).
 - g) Turn on ADC module (ADxCON1<15>).
- 2. Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit.
 - b) Select ADC interrupt priority.


21.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.





	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM	l<1:0>
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit
Legend:		HC = Cleared	by hardware	HS = Set by h	nardware	C = Clea	r only bit
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	ADON: ADC	Operating Mod	de bit				
		dule is operatir	ng				
	0 = ADC is of						
bit 14	Unimplemen						
bit 13	ADSIDL: Stop						
			eration when de		le mode		
bit 12	ADDMABM:	•					
				conversion. The	e module will pr	ovide an addre	ss to the DM
			e as the addres		•		
						vide a scatter/gation size of the DM	
bit 11	Unimplemen	ted: Read as	0'				
bit 10	AD12B: 10-B	it or 12-Bit Op	eration Mode bi	it			
		channel ADC					
		channel ADC					
bit 9-8	FORM<1:0>:	-	ormat bits				
	For 10-bit ope $11 = $ Signed f		T=sddd dddo	4400 0000	where g = N	(<9>hT0	
			dd dddd ddu		, whore 5 –	01.0(0)	
	01 - Signed in		ssss sssd=	aada aada w	/here s = .NOT	ī.d<9>)	
		DOUT = 0000	00dd dddd d				
	00 = Integer (For 12-bit ope	eration:		lddd)			
	00 = Integer (<u>For 12-bit ope</u> 11 = Signed f	e <u>ration:</u> ractional (Dou	T=sddd dddo	lada) 1 dada 0000	, where $s = .Net$	OT.d<11>)	
	00 = Integer (For 12-bit ope 11 = Signed f 10 = Fractiona	e <u>ration:</u> ractional (Dou al (Dout = ddo	T = sddd dddo dd dddd dddo	1ddd) 1 dddd 0000 1 0000)			
	00 = Integer ($For 12-bit ope$ $11 = Signed f$ $10 = Fractions$ $01 = Signed I$	e <u>ration:</u> ractional (Dou al (Dout = ddo nteger (Dout :	T=sddd dddo	dddd) 1 dddd 0000 1 0000) dddd ddda, v			
bit 7-5	00 = Integer (For 12-bit ope 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (e <u>ration:</u> ractional (Dou al (Dout = dda nteger (Dout = Dout = 0000	T = sddd dddo dd dddd dddo = ssss sddd	adad) a dada 0000 a 0000) dada dada, v adad)			
bit 7-5	00 = Integer (<u>For 12-bit ope</u> 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (SSRC<2:0>: 111 = Interna	eration: ractional (Dou al (Dout = dda nteger (Dout = Dout = 0000 Sample Clock I counter ends	T = sddd dddd dd dddd dddd = ssss sddd dddd dddd	dddd) 1 dddd 0000 1 0000) dddd dddd, v dddd) bits	vhere s = .NOT	Г.d<11>)	
bit 7-5	00 = Integer (<u>For 12-bit ope</u> 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (SSRC<2:0>: 111 = Interna 110 = Reserv	eration: ractional (Dou al (Dout = dda nteger (Dout = Dout = 0000 Sample Clock I counter ends ed	T = sddd dddo dd dddd dddo = ssss sddd dddd dddd o Source Select	dddd) 1 dddd 0000 1 0000) dddd dddd, v dddd) bits	vhere s = .NOT	Г.d<11>)	
bit 7-5	00 = Integer (For 12-bit oper 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (SSRC<2:0>: 111 = Interna 110 = Reserv 101 = Reserv	eration: ractional (Dou al (Dout = dda nteger (Dout = Dout = 0000 Sample Clock I counter ends ed	T = sddd dddd dd dddd dddd = ssss sddd dddd dddd	dddd) d dddd 0000 d 0000) dddd dddd, v dddd) bits starts conversio	vhere s = .NOT	Γ.d<11>) ert)	s conversio
bit 7-5	00 = Integer (For 12-bit ope 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (SSRC<2:0>: 111 = Interna 110 = Reserv 101 = Reserv 101 = Reserv 101 = Reserv	eration: ractional (DOU al (DOUT = ddd nteger (DOUT = DOUT = 0000 Sample Clock I counter ends ed ed er (Timer5 for ed	T = sddd dddd dd dddd dddd = ssss sddd dddd dddd	addd) a dddd 0000 a 0000) dddd dddd, v addd) bits starts conversio for ADC2) com	vhere s = .NOT on (auto-conve pare ends sam	Γ.d<11>) ert) npling and starts	
bit 7-5	00 = Integer (For 12-bit ope 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (SSRC<2:0>: 111 = Interna 110 = Reserv 101 = Reserv 101 = Reserv 101 = Reserv 010 = GP time 010 = GP time	eration: ractional (Dout al (Dout = dda nteger (Dout = Dout = 0000 Sample Clock I counter ends ed ed er (Timer5 for ed er (Timer3 for	T = sddd dddd dd dddd dddd = ssss sddd dddd dddd	addd) a dddd 0000 a 0000) dddd dddd, w addd) bits starts conversio for ADC2) com	vhere ₅ = .NOT on (auto-conve pare ends sam pare ends sam	Γ.d<11>) ert) npling and starts	
bit 7-5	00 = Integer (For 12-bit ope 11 = Signed f 10 = Fractiona 01 = Signed I 00 = Integer (SSRC<2:0>: 111 = Interna 110 = Reserv 101 = Reserv 101 = Reserv 010 = GP time 011 = Active f	eration: ractional (Dout al (Dout = dda nteger (Dout = Dout = 0000 Sample Clock I counter ends ed ed er (Timer5 for ed er (Timer3 for transition on II	T = sddd dddd dd dddd dddd = ssss sddd dddd dddd	addd) a dddd 0000 a 0000) dddd dddd, w addd) bits starts conversio for ADC2) com ampling and sta	vhere s = .NOT on (auto-conve pare ends sam pare ends sam arts conversion	Γ.d<11>) ert) npling and starts	

查询dsPIC33	FJ256GP710A供应商
REGISTE	R 21-1: ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2) (CONTINUED)
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	 SAMP: ADC Sample Enable bit 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	 DONE: ADC Conversion Status bit 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/W-0) R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:	:0>	—	—	CSCNA	CHPS	<1:0>		
bit 15							bit		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS		10/0/0		<3:0>	1010 0	BUFM	ALTS		
bit 7							bit		
Legend: R = Readabl	o hit	W = Writabl	o hit	II – Unimplo	monted hit rea	d ac '0'			
		40° = 1° = Bit is s		0 = 0 miniple	mented bit, rea				
-n = Value at	PUK		ei		eared	x = Bit is unkn	IOWII		
bit 15-13	VCFG<2:	0>: Converter Vo	ltage Reference	Configuration	bits				
		Vref+	Vref-						
	000	Avdd	Avss						
	001	External VREF+	Avss						
	010	Avdd	External VREF-						
		External VREF+	External VREF-	_					
	lxx	Avdd	Avss						
bit 12-11	Unimpler	mented: Read as	s 'O'						
bit 10	CSCNA:	Scan Input Selec	tions for CH0+ d	uring Sample	A bit				
	1 = Scan								
	0 = Do n	ot scan inputs							
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits								
		012B = 1, CHPS		implemented	d, Read as '0'				
		nverts CH0, CH1, nverts CH0 and C							
		ivens CH0 and C							
bit 7		uffer Fill Status bi	t (only valid wher	BLIFM = 1					
		is currently filling			ould access da	ta in first half			
		is currently filling							
bit 6		mented: Read as	·						
bit 5-2	SMPI<3:0	0>: Selects Increi s per interrupt		1A Addresses	bits or number	of sample/conv	version		
	-	ncrements the DI	MA address or g	enerates inter	rupt after com	pletion of every	16th sample		
		onversion operat			_				
		ncrements the DI conversion operat		enerates inter	rupt after com	oletion of every	15th sample		
	•								
	•								
		ncrements the DI	-	enerates inte	rrupt after com	pletion of every	2nd sample		
	0000 = Ir	onversion operation operation operation operation operation		nerates interr	upt after comple	etion of every sa	imple/conve		
bit 1		uffer Fill Mode Se	elect bit						
	1 = Starts	s filling first half o ys starts filling bu	f buffer on first in		econd half of th	e buffer on next	interrupt		
bit 0		ternate Input San	-	-					
		channel input se			nple and Samp	le B on next sar	nple		
		ys uses channel			· · · · · · · · · · · · · · · · · · ·				

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-		
ADRC	—	_			SAMC<4:0>(1))			
bit 15									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-		
			ADCS<	<7:0> ⁽²⁾					
bit 7									
Legend:									
R = Readable	e bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		Conversion Clo	ck Source bit						
		rnal RC clock rived from syste	m clock						
bit 14-13	-	nted: Read as 'o							
bit 12-8	SAMC<4:0>: Auto Sample Time bits ⁽¹⁾								
	11111 = 31	Tad							
	•								
	•								
	$00001 = 1 T_{00000}$ $00000 = 0 T_{00000}$								
bit 7-0		ADC Conversion	on Clock Sele	ct bits ⁽²⁾					
	11111111 =	Reserved							
	•								
	•								
	01000000 = 00111111 =	Reserved Tcy · (ADCS<7	7:0> + 1) = 64	• Tcy = Tad					
	•	- (- , -						
	•								
	•								
	00000001 =	TCY · (ADCS<7 TCY · (ADCS<7 TCY · (ADCS<7	7:0> + 1) = 2 ·	• TCY = TAD					

TER 23-E4256ABX CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	_	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—		DMABL<2:0>	
bit 7		·					bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-	
_	—	—	_	—	CH123	VB<1:0>	CH123	
bit 15								
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-	
	—	—	—	_	CH123	VA<1:0>	CH123	
bit 7								
Legend:								
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	d as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cl	x = Bit is cleared $x = Bit is unknown$			
	0x = UHI.U	 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 0x = CH1, CH2, CH3 negative input is VREF- CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit When AD12B = 1, CHxSB is: U-0, Unimplemented, Read as '0' 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 						
bit 8	CH123SB: C When AD12 1 = CH1 pos	Channel 1, 2, 3 F B = 1, CHxSB is itive input is AN	Positive Input S s: U-0, Unimp 3, CH2 positiv	EF- Select for Sam Demented, Re re input is AN4	ple B bit ead as '0' , CH3 positive i	nput is AN5	N11 I8	
bit 8 bit 7-3	CH123SB: C When AD12 1 = CH1 pos 0 = CH1 pos	Channel 1, 2, 3 F B = 1 , CHxSB i	Positive Input S s: U-0, Unimp 3, CH2 positiv 0, CH2 positiv	EF- Select for Sam Demented, Re re input is AN4	ple B bit ead as '0' , CH3 positive i	nput is AN5		
	CH123SB: C When AD12 1 = CH1 pos 0 = CH1 pos Unimplemen CH123NA<1 When AD12 11 = CH1 ne 10 = CH1 ne	Channel 1, 2, 3 F B = 1, CHxSB is itive input is AN: itive input is AN	Positive Input 3 s: U-0, Unimp 3, CH2 positiv 0, CH2 positiv 2, 3 Negative s: U-0, Unimp N9, CH2 neg N6, CH2 neg	EF- Select for Sam blemented, Re re input is AN4 re input is AN1 Input Select f blemented, Re ative input is A	ple B bit ead as '0' , CH3 positive i , CH3 positive i or Sample A bit ead as '0' .N10, CH3 nega	nput is AN5 nput is AN2 s ative input is A	I8 N11	

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	—	_			CH0SB<4:0>		
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	_	— — CH0SA<4:0>					
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared			x = Bit is unknown	
bit 14-13 bit 12-8	Same definition as bit 7. Unimplemented: Read as '0' CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits Same definition as bit<4:0>.						
bit 7	CHONA: Channel 0 Negative Input Select for Sample A bit 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREF-						
bit 6-5	Unimplemen	ted: Read as '	כ'				
bit 4-0	11111 = Ch a	: Channel 0 Po nnel 0 positive nnel 0 positive	input is AN31	elect for Sample	e A bits		

- 00000 = Channel 0 positive input is AN0
- **Note:** ADC2 can only select AN0 through AN15 as positive input.

查询我EGISTER 2156GPTADACSSH ADCx INPUT SCAN SELECT REGISTER HIGH(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15		•		·	•	÷	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unk	nown	

bit 15-0

CSS<31:16>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 21-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7						•	bit C
bit 7							bit

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 =Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREF-.
 - **2:** CSSx = ANx, where x = 0 through 15.

REGISTER 324-9256AD7PCFGHZADC1 PORT CONFIGURATION REGISTER HIGH(1,2,3,4)	1
--	---

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | • | • | • | | | bit 8 |
| | | | | | | | |
| R/W-0 |
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
bit 7		•	•	•			bit (

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - 4: PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

REGISTER 21-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW ^(1,2,3,4)
--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15		•				•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7						•	bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.
 - 4: PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode

查询dsPIC33FJ256GP710A供应商 22.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "CodeGuard™ 23. Security" (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F/PIC24H Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJXXXGPX06A/X08A/X10A devices include the following features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- · Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0xF80000 FBS BSS<2:0> BWRP RBS<1:0> 0xF80002 FSS RSS<1:0> SSS<2:0> SWRP 0xF80004 FGS GSS1 GSS0 GWRP 0xF80006 FOSCSEL Reserved⁽²⁾ FNOSC<2:0> IESO 0xF80008 FOSC FCKSM<1:0> OSCIOFNC POSCMD<1:0> 0xF8000A FWDT FWDTEN WINDIS PLLKEN⁽³⁾ WDTPRE WDTPOST<3:0> Reserved⁽⁴⁾ 0xF8000C FPOR _ FPWRT<2:0> ____ Reserved⁽¹⁾ 0xF8000E FICD ICS<1:0> **JTAGEN** 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

TABLE 22-1: **DEVICE CONFIGURATION REGISTER MAP**

Legend: — = unimplemented bit, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

- 2: When read, this bit returns the current programmed value.
- 3: This bit is unimplemented on dsPIC33FJ64GPX06A/X08A/X10A and dsPIC33FJ128GPX06A/X08A/X10A devices and reads as '0'.
- 4: These bits are reserved and always read as '1'.

22.1 **Configuration Bits**

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 22-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 22-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

查询dsPIC33FJ256GP710A供应商 TABLE 22-2: dsPIC33FJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
	-	
BWRP	FBS	Boot Segment Program Flash Write Protection
		1 = Boot segment may be written
		0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size
		x11 = No Boot program Flash segment
		Boot space is 1K IW less VS
		110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh
		010 = High security; boot program Flash segment starts at End of VS, ends at 0007FEh
		Boot space is 4K IW less VS
		101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh
		001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh
		Boot space is 8K IW less VS
		100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh
		000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh
RBS<1:0>	FBS	Boot Segment RAM Code Protection
		11 = No Boot RAM defined
		10 = Boot RAM is 128 Bytes
		01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
	F 00	
SWRP	FSS	Secure Segment Program Flash Write Protection
		1 = Secure segment may be written0 = Secure segment is write-protected

查询dsPIC33FJ256GP710A供应商 TABLE 22-2: dsPIC33FJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	CGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION (CONTINUED) Description
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size
		(FOR 128K and 256K DEVICES)
		x11 = No Secure program Flash segment
		Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE
		001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
		Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
		000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
		(FOR 64K DEVICES) X11 = No Secure program Flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at
		0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS
		 100 = Standard security; secure program Flash segment starts at End of BS, ends at 007FFEh 000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM
	500	00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at End of SS, ends at EOM 0x = High security; general program Flash segment starts at End of SS, ends at
		EOM
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected

查询dsPIC33FJ256GP710A供应商 TABLE 22-2: dsPIC33FJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	FWDT	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid. 0 = Clock switch will not wait for the PLL lock signal.
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •

查询dsPIC33FJ256GP710A供应商 TABLE 22-2: dsPIC33FJXXXGPX06A/X08A/X10A CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved

查询dsPIC33FJ256GP710A供应商 22.2 On-Chip Voltage Regulator


All of the dsPIC33FJXXXGPX06A/X08A/X10A devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXGPX06A/X08A/X10A family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 22-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 25-13 of Section 25.0 "Electrical Characteristics".

Note:	It is important for the low-ESR capacitor to				
	be placed as close as possible to the				
	VCAP/VDDCORE pin.				

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 22-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



22.3 BOR: Brown-out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

查询dsPIC33FJ256GP710A供应商 22.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler and then can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 22-2: WDT BLOCK DIAGRAM

查询dsPIC33FJ256GP710A供应商 22.5 JTAG Interface

dsPIC33FJXXXGPX06A/X08A/X10A devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

22.6 Code Protection and CodeGuard[™] Security

The dsPIC33F product families offer the advanced implementation of CodeGuard[™] Security. CodeGuard[™] Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note:	Refer to Section 23. "CodeGuard™
	Security" (DS70199) in the "dsPIC33F/
	PIC24H Family Reference Manual" for fur-
	ther information on usage, configuration
	and operation of CodeGuard [™] Security.

22.7 In-Circuit Serial Programming

dsPIC33FJXXXGPX06A/X08A/X10A family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

22.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGEDx/PGECx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

查询dsPIC33FJ256GP710A供应商 23.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06A/X08A/ X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F/ PIC24H Family Reference Manual", which are available from the Microchip website (www.microchip.com).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 23-1 illustrates the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 23-2 provides all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

查询dsPIC33FJ256GP710A供应商

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers \in {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

拿油dsPIC33FJ256GP710A供应查 ABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic			# of Words	# of Cycles	Status Flags Affected	
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6 E	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA		Computed Branch	1	2	None
7	BSET	BSET	Wn f,#bit4	Bit Set f	1	1	None
'	1200			Bit Set Ws	1	1	None
8	DCW	BSET	Ws,#bit4	Write C bit to Ws <wb></wb>	1	1	None
U	BSW	BSW.C	Ws,Wb		-		
		BSW.Z	Ws,Wb f,#bit4	Write Z bit to Ws <wb> Bit Toggle f</wb>	1	1	None None
9	BTG	BTG					

查询dsPIC33FJ256GP710A供应商 TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base	E 23-2: Assembly		CTION SET OVERVIE		# of	# of	Status Flags
Instr #	Mnemonic		Assembly Syntax	Description	Words	Cycles	Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	СОМ	СОМ	f	$f = \overline{f}$	1	1	N,Z
	0011	СОМ	f,WREG	WREG = f	1	1	N,Z
				<u> </u>			
40		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
	-	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB CPB	Wb,#lit5 Wb,Ws	Compare Wb with lit5, with Borrow Compare Wb with Ws, with Borrow	1	1 1	C,DC,N,OV,Z C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	(Wb - Ws - C) Compare Wb with Wn, skip if =	1	1	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	(2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	(2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	(2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	(2 or 3) 1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
-		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	W(LO = 1 - 2 Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

查询dsPIC33FJ256GP710A供应商

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	<pre>#lit14,Expr</pre>	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

查询dsPIC33FJ256GP710A供应商 TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly		# of Words	# of Cycles	Status Flags Affected		
48	MPY	MPY Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP No Operation		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
50		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE	U1 1 1 0 m	Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn		3 (2)	None
62 63	RETURN	RETURN	f	Return from Subroutine f = Rotate Left through Carry f	1	3 (2) 1	None C,N,Z
00	1/11/2	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z C,N,Z
		RLC	Ws,Wd	Web = Rotate Left through Carry Ws	1	1	C,N,Z C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	0,11,2 N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wile B = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

查询dsPIC33FJ256GP710A供应商 TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr # Mnemonic		Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Асс	Subtract Accumulators	1	1	OA,OB,OAB SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,2
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	#lit10,Wn	$Wn = Wn - Iit10 - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,
74	SUBR	SUBR	f	f = WREG - f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG - f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
30	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

24.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

24.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06A/X08A/X10A electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
- **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
- 4: See the "Pin Diagrams" section for 5V tolerant pins.

查询dsPIC33FJ256GP710A供应商 25.1 DC Characteristics

TABLE 25-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp Range	Max MIPS
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/X10A
DC5	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC33FJXXXGPX06A/X08A/X10A					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O		W	
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	Рдмах (Тј - Та)/θја			W

TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θја	40		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	—	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	40		°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40		°C/W	1
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θја	28	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

查询dsPIC33FJ256GP710A供应商 TABLE 25-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) **DC CHARACTERISTICS** Operating temperature -40°C \leq TA \leq +85°C for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Param Typ⁽¹⁾ Symbol Characteristic Min Max Units Conditions No. **Operating Voltage** DC10 **Supply Voltage** Vdd 3.0 3.6 V **DC12** VDR RAM Data Retention Voltage⁽²⁾ 1.8 V ____ ____ VDD Start Voltage⁽⁴⁾ DC16 VPOR V Vss to ensure internal Power-on Reset signal DC17 SVDD VDD Rise Rate 0.03 V/ms 0-3.0V in 0.1s to ensure internal Power-on Reset signal VDD Core⁽³⁾ DC18 VCORE 2.75 V Voltage is dependent on 2.25 Internal regulator voltage load, temperature and Vdd

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 μs to ensure POR.

© 2009 Microchip Technology Inc.

查询dsPLC33F1256CP710A供应意TICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		(unless oth	s: 3.0V to 3.6V ≤ TA ≤ +85°C for In ≤ TA ≤ +125°C for E:					
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions					
Operating Cur	rent (IDD) ⁽²⁾								
DC20d	27	30	mA	-40°C					
DC20a	27	30	mA	+25°C	2.21/				
DC20b	27	30	mA	+85°C	- 3.3V	10 MIPS			
DC20c	27	35	mA	+125°C					
DC21d	36	40	mA	-40°C					
DC21a	37	40	mA	+25°C	- 3.3V	16 MIPS			
DC21b	38	45	mA	+85°C		10 101195			
DC21c	39	45	mA	+125°C					
DC22d	43	50	mA	-40°C					
DC22a	46	50	mA	+25°C	3.3V	20 MIPS			
DC22b	46	55	mA	+85°C	3.3V	20 101195			
DC22c	47	55	mA	+125°C					
DC23d	65	70	mA	-40°C					
DC23a	65	70	mA	+25°C	2.21/				
DC23b	65	70	mA	+85°C	- 3.3V	30 MIPS			
DC23c	65	70	mA	+125°C					
DC24d	84	90	mA	-40°C					
DC24a	84	90	mA	+25°C	2.2)/				
DC24b	84	90	mA	+85°C	- 3.3V	40 MIPS			
DC24c	84	90	mA	+125°C					

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS				5: 3.0V to 3.6V ≤ TA ≤ +85°C for In ≤ TA ≤ +125°C for E	
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions	
Idle Current (I	IDLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾		
DC40d	3	25	mA	-40°C		
DC40a	3	25	mA	+25°C]	10 MIPS
DC40b	3	25	mA	+85°C	3.3V	TO MIPS
DC40c	3	25	mA	+125°C		
DC41d	4	25	mA	-40°C		
DC41a	5	25	mA	+25°C		16 MIPS
DC41b	6	25	mA	+85°C	3.3V	TO MIPS
DC41c	6	25	mA	+125°C		
DC42d	8	25	mA	-40°C		
DC42a	9	25	mA	+25°C	2.21/	
DC42b	10	25	mA	+85°C	3.3V	20 MIPS
DC42c	10	25	mA	+125°C		
DC43a	15	25	mA	+25°C		
DC43d	15	25	mA	-40°C	3.3∨	30 MIPS
DC43b	15	25	mA	+85°C] 3.3V	30 MIPS
DC43c	15	25	mA	+125°C		
DC44d	16	25	mA	-40°C		
DC44a	16	25	mA	+25°C	2.21/	
DC44b	16	25	mA	+85°C	3.3V	40 MIPS
DC44c	16	25	mA	+125°C	1	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

查询dsPIC33FJ256GP710A供应商 TABLE 25-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACI	ERISTICS		(unless oth	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions					
Power-Down Current (IPD) ⁽²⁾											
DC60d	400 ⁽⁴⁾ 50 ⁽⁵⁾	500 ⁽⁴⁾ 200 ⁽⁵⁾	μA	-40°C							
DC60a	400 ⁽⁴⁾ 50 ⁽⁵⁾	500 ⁽⁴⁾ 200 ⁽⁵⁾	μA	+25°C	3.3∨	Base Power-Down Current ⁽³⁾					
DC60b	500 ⁽⁴⁾ 200 ⁽⁵⁾	800 ⁽⁴⁾ 500 ⁽⁵⁾	μA	+85°C	3.3V	Base Power-Down Current					
DC60c	1000 ⁽⁴⁾ 600 ⁽⁵⁾	1500 ⁽⁴⁾ 1000 ⁽⁵⁾	μA	+125°C							
DC61d	8	13	μA	-40°C							
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽³⁾					
DC61b	12	20	μA	+85°C	3.3V						
DC61c	13	25	μΑ	+125°C							

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These characteristics apply to all devices with the exception of the dsPIC33FJXXXGP706A/708A/710A.

5: These characteristics apply to dsPIC33FJXXXGP706A/708A/710 devices only.

DC CHARAC	TERISTICS		(unless other	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	ts Conditions					
DC73a	11	35	1:2	mA						
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS			
DC73g	11	30	1:128	mA						
DC70a	42	50	1:2	mA						
DC70f	26	30	1:64	mA	+25°C	3.3V	40 MIPS			
DC70g	25	30	1:128	mA						
DC71a	41	50	1:2	mA						
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS			
DC71g	24	30	1:128	mA	1					
DC72a	42	50	1:2	mA						
DC72f	26	30	1:64	mA	+125°C	3.3V	40 MIPS			
DC72g	25	30	1:128	mA	1					

TABLE 25-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

查询dsPIC33FJ256GP710A供应商

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O pins	Vss	—	0.2 Vdd	V			
DI15		MCLR	Vss	—	0.2 Vdd	V			
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 Vdd	V			
DI18		I/O Pins with I ² C	Vss	—	0.3 Vdd	V	SMbus disabled		
DI19		I/O Pins with I ² C	Vss	_	0.2 Vdd	V	SMbus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V			
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS		
	lı∟	Input Leakage Current ^(2,3)							
DI50		I/O Pins 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$		
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, -40°C \le TA ≤ +85°C		
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μΑ	Shared with external reference pins, -40°C \leq TA \leq +85°C		
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C \le TA \le +125°C		
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±8	μA	Analog pins shared with external reference pins, -40°C ≤ TA ≤ +125°C		
DI55		MCLR	—	—	±2	μA	$Vss \leq Vpin \leq Vdd$		
DI56		OSC1	—	—	±2	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams (Continued)" for a list of 5V tolerant pins.

查询dsPIC33FJ256GP710A供应商

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions				Conditions	
	Vol	Output Low Voltage						
DO10		I/O ports	—	—	0.4	V	Iol = 2 mA, VDD = 3.3V	
DO16		OSC2/CLKO	—	—	0.4	V	Iol = 2 mA, VDD = 3.3V	
	Voн	Output High Voltage						
DO20		I/O ports	2.40	—	—	V	Iон = -2.3 mA, Vdd = 3.3V	
DO26		OSC2/CLKO	2.41	—	—	V	IOH = -1.3 mA, VDD = 3.3V	

TABLE 25-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		(unless otherw	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40		2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商

TABLE 25-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	DC CHARACTERISTICS			Standard Operating Co (unless otherwise state Operating temperature			s: 3.0V to 3.6V ≤ Ta ≤ +85°C for Industrial ≤ Ta ≤ +125°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	—	—	E/W	
D131	Vpr	VDD for Read	VMIN	_	3.6	V	Vмın = Minimum operating voltage
D132b	VPEW	VDD for Self-Timed Write	VMIN	_	3.6	V	Vмın = Minimum operating voltage
D134	Tretd	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	—	10	—	mA	
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2
D137b	Тре	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See Note 2
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +125°C, See Note 2

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 25-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

(unless o	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low series resistance (< 5 ohms)			

© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商

25.2 AC Characteristics and Timing

Parameters

The information contained in this section defines dsPIC33FJXXXGPX06A/X08A/X10A AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 25.0 "Electrical Characteristics" .							

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In l ² C™ mode

查询dsPIC33FJ256GP710A供应商

FIGURE 25-2: EXTERNAL CLOCK TIMING




TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions		
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC		
		Oscillator Crystal Frequency	3.5 10 —	 	10 40 33	MHz MHz kHz	XT HS SOSC		
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns	—		
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—		
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	_	20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾		5.2		ns	—		
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2	—	ns	—		
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商

TABLE 25-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No. Symbol Character			stic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8		8.0	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	_	200	MHz	_		
OS52	TLOCK	PLL Start-up Time (L	ock Time)	0.9	1.5	3.1	ms	—		
OS53	DCLK	CLKO Stability (Jitter)	-3.0	0.5	3.0	%	Measured over 100 ms period		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 25-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic	Min	Тур	Max	Units	ions				
	Internal FRC Accuracy @	FRC Fr	equency	= 7.37 N	IHz ^(1,2)					
F20a	FRC	-2	—	+2	%	% $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6				
F20b	FRC	-5		+5	%	$-40^{\circ}C \le TA \le +125^{\circ}C \qquad VDD = 3.0-3.6$				

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C FRC.

TABLE 25-19: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Тур	Max	Units	Condit	ions	
	LPRC @ 32.768 kHz ⁽¹⁾							
F21a	LPRC	-30	—	+30	%	$\textbf{-40^{\circ}C} \leq \textbf{TA} \leq \textbf{+85^{\circ}C}$		
F21b	LPRC	-70 ⁽²⁾ -35 ⁽³⁾	(2) (3)	+70 ⁽²⁾ +35 ⁽³⁾	%	$-40^{\circ}C \le TA \le +125^{\circ}C$		


Note 1: Change of LPRC frequency as VDD changes.

2: These characteristics apply to all devices with the exception of the dsPIC33FJ256GPX06A/X08A/X10A.

3: These characteristics apply to dsPIC33FJ256GPX06A/X08A/X10A devices only.

查询dsPIC33FJ256GP710A供应商

FIGURE 25-3: CLKO AND I/O TIMING CHARACTERISTICS



AC CHAR	ACTERISTI	CS	Standard Oper (unless otherw Operating temp	vise state	ed) -40°C ≤	Ta ≤ +8	5°C for I	ndustrial Extended
Param No.	Symbol	Character	ristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO31	TIOR	Port Output Rise Tim	e		10	25	ns	
DO32	TIOF	Port Output Fall Time	9	—	10	25	ns	—
DI35	TINP	INTx Pin High or Low Time (output)		20	_	_	ns	_
DI40	Trbp	CNx High or Low Tim	ne (input)	2			TCY	

TABLE 25-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

查询dsPIC33FJ256GP710A供应商






TABLE 25-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions			
SY10	ТмсL	MCLR Pulse-Width (low)	2	_		μS	-40°C to +85°C			
SY11	Tpwrt	Power-up Timer Period		2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable			
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_			
SY20	Twdt1	Watchdog Timer Time-out Period	—			—	See Section 22.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 25-19)			
SY30	Tost	Oscillator Start-up Timer Period	_	1024 Tosc		—	Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay		500	900	μS	-40°C to +85°C			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

AC CHA	RACTERIST	ICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchror no presca		0.5 Tcy + 20		_	ns	Must also meet parameter TA15		
			Synchror with pres		10		—	ns			
			Asynchro	onous	10		_	ns			
TA11	ΤτxL	TxCK Low Time	Synchror no presca		0.5 Tcy + 20	_	_	ns	Must also meet parameter TA15		
			Synchror with pres		10		—	ns			
			Asynchro	onous	10	_		ns			
TA15	ΤτχΡ	TxCK Input Period	Synchror no presca		Tcy + 40		_	ns	—		
			Synchror with pres		Greater of: 20 ns or (Tcy + 40)/N		_		N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	_	_	ns	—		
OS60	Ft1	SOSC1/T1CK Osci frequency Range (o by setting bit TCS (scillator e	nabled	DC		50	kHz	—		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY				

TABLE 25-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

TABLE 25-23: TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIS	TICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchro no prese		0.5 TCY + 20	—	—	ns	Must also meet parameter TB15	
			Synchronous, with prescaler		10			ns		
TB11	TtxL	TxCK Low Time	Synchro no prese		0.5 TCY + 20	—		ns	Must also meet parameter TB15	
			Synchro with pre		10	—		ns		
TB15	TtxP	TxCK Input Period	Synchro no prese		Tcy + 40	—	—	ns	N = prescale value	
			Synchro with pre		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr		Clock	0.5 TCY		1.5 TCY		—	

TABLE 25-24:TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING
REQUIREMENTS

АС СНА	RACTERIST	rics		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characte		Min	Тур	Max	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchro	nous	0.5 TCY + 20			ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20	_		ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchro no preso		Tcy + 40	-		ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (TcY + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 Тсү	—	—	

© 2009 Microchip Technology Inc.




TABLE 25-25: INPUT CAPTURE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	—			
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 25-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА				$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C} \\ & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions							
OC10	TccF	OCx Output Fall Time	— — ns See parameter D032							
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031							

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商

FIGURE 25-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 25-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions						
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	_		
OC20	TFLT	Fault Input Pulse-Width	50 — — ns —						

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商

FIGURE 25-9: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 25-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	RACTERIS	rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾ Min Typ ⁽²⁾ Max Units Conditio							
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2			ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—		ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




TABLE 25-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_	_	ns	—		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2	_		ns	—		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾		—		ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_		ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	—	—	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	—	—	_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—		ns	-		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

查询dsPIC33FJ256GP710A供应商 FIGURE 25-11: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS





TABLE 25-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—		
SP71	TscH	SCKx Input High Time	30	_	_	ns	—		
SP72	TscF	SCKx Input Fall Time ⁽³⁾		10	25	ns	—		
SP73	TscR	SCKx Input Rise Time ⁽³⁾		10	25	ns	—		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾		_	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾		_		ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—		ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	—	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.



查询dsPIC33FJ256GP710A供应商

TABLE 25-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS


AC CHA	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: } 3.0V \ to \ 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \\ & -40^\circ C \leq TA \leq +125^\circ C \ for \ Extended \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—	
SP71	TscH	SCKx Input High Time	30	_	_	ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	_	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	_	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	-	30	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	-	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx	1.5 TCY + 40	—	—	ns	—	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.







查询dsPIC33FJ256GP710A供应商


TABLE 25-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charact	teristic	Min ⁽¹⁾	Max	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	_		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	_		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μS	—		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)	—	μS	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	—	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_		
		Setup Time	400 kHz mode	100	—	ns			
			1 MHz mode ⁽²⁾	40	—	ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS	_		
		Hold Time	400 kHz mode	0	0.9	μS			
			1 MHz mode ⁽²⁾	0.2	_	μS			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	Only relevant for		
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)	—	μS	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	condition		
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	—	μS	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)	—	μS	generated		
IM33	TSU:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	—		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns			
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—		
		From Clock	400 kHz mode	—	1000	ns	—		
			1 MHz mode ⁽²⁾	—	400	ns	—		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be		
			400 kHz mode	1.3	—	μS	free before a new		
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start		
IM50	Св	Bus Capacitive L	oading	—	400	pF	_		
IM51	Tpgd	Pulse Gobbler De	8	65	390	ns	See Note 3		


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.








查询dsPIC33FJ256GP710A供应商

TABLE 25-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μS	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	—	
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	—	ns	-	
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μs	—	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	_	μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25	_	μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	_	μS	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	_	μS		
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	_	μS	_	
		Setup Time	400 kHz mode	0.6	_	μS		
			1 MHz mode ⁽¹⁾	0.6	_	μS		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	_	
		Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
		From Clock	400 kHz mode	0	1000	ns	1	
			1 MHz mode ⁽¹⁾	0	350	ns	1	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	—	μs	can start	
IS50	Св	Bus Capacitive Lo			400	pF	—	
Noto 1:	-		- 10 pE for all 120	l				

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).



查询dsPIC33FJ256GP710A供应商 TABLE 25-34: DCI MODULE (MULTI-CHANNEL, I²S MODES) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20			ns	—		
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30	—	—	ns	_		
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20			ns	—		
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	_	_	ns	—		
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	—		
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	—		
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾		10	25	ns			
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾	_	10	25	ns	_		
CS35	Tdv	Clock Edge to CSDO Data Valid	_	_	10	ns	—		
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	_	20	ns	—		
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		—	ns	_		
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	_	_	ns	_		
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	_	10	25	ns	Note 1		
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	Note 1		
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	_	ns	_		
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	_	—	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- **3:** The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all DCI pins.




TABLE 25-35: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ^(1,2)	Min	Тур ⁽³⁾	Max	Units	Conditions		
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	—		
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—		
CS62	TBCLK	BIT_CLK Period	—	81.4	—	ns	Bit clock is input		
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	—		10	ns	—		
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	—		10	ns	—		
CS70	TSYNCLO	SYNC Data Output Low Time		19.5	—	μs	Note 1		
CS71	TSYNCHI	SYNC Data Output High Time		1.3	—	μs	Note 1		
CS72	TSYNC	SYNC Data Output Period		20.8	—	μs	Note 1		
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 5V		
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 5V		
CS77	TRACL	Rise Time, SYNC, SDATA_OUT		—	30	ns	CLOAD = 50 pF, VDD = 3V		
CS78	TFACL	Fall Time, SYNC, SDATA_OUT		—	30	ns	CLOAD = 50 pF, VDD = 3V		
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK	—		15	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

查询dsPIC33FJ256GP710A供应查 FIGURE 25-19: CAN MODULE //O TIMING CHARACTERISTICS




TABLE 25-36: ECAN[™] MODULE I/O TIMING REQUIREMENTS

AC CHAR			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
CA10	TioF	Port Output Fall Time		_		ns	See parameter D032	
CA11	TioR	Port Output Rise Time	—	_	_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120 — — ns —				—	

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商

TABLE 25-37: ADC MODULE SPECIFICATIONS

AC CHA		ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Devic	e Suppl	у			
AD01	AVdd	Module VDD Supply	Greater of VDD - 0.3 or 3.0	—	Lesser of VDD + 0.3 or 3.6	V	_	
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—	
			Referen	nce Inpu	ıts			
AD05	Vrefh	Reference Voltage High	AVss + 2.7		AVdd	V	See Note 2	
AD05a			3.0		3.6	V	Vrefh = AVdd Vrefl = AVss = 0	
AD06	Vrefl	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 2	
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0	
AD07	Vref	Absolute Reference Voltage	3.0		3.6	V	Vref = Vrefh - Vrefl	
AD08	IREF	Current Drain	_		1	μΑ	ADC off	
AD08a	Iad	Operating Current	_	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 1 12-bit ADC mode, See Note 1	
			Anale	og Input				
AD12	Vinh	Input Voltage Range VINH	Vinl		Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input. See Note 1	
AD13	VINL	Input Voltage Range VINL	VREFL	_	Avss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input. See Note 1	
AD17	Rin	Recommended Imped- ance of Analog Voltage Source	_		200 200	Ω Ω	10-bit 12-bit	

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are not characterized or tested in manufacturing.

查询dsPIC33FJ256GP710A供应商 TABLE 25-38: ADC MODULE SPECIFICATIONS (12-BIT MODE) Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) **AC CHARACTERISTICS** Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Param Symbol Characteristic Min. Units Conditions Тур Max. No. ADC Accuracy (12-bit Mode) - Measurements with external VREF+/VREF-AD20a Nr Resolution 12 data bits bits INL LSb AD21a Integral Nonlinearity -2 +2 VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6VAD22a DNL **Differential Nonlinearity** >-1 <1 LSb VINL = AVSS = VREFL =0V, AVDD = VREFH = 3.6VVINL = AVSS = VREFL = AD23a Gerr Gain Error 1.25 10 LSb 3.4 0V, AVDD = VREFH = 3.6VAD24a EOFF Offset Error 5 LSb VINL = AVSS = VREFL =-0.2 0.9 0V, AVDD = VREFH = 3.6VMonotonicity⁽¹⁾ AD25a ____ ____ Guaranteed ADC Accuracy (12-bit Mode) - Measurements with internal VREF+/VREF-AD20a Nr Resolution bits 12 data bits Integral Nonlinearity AD21a INL -2 +2 LSb VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6VAD22a DNL **Differential Nonlinearity** >-1 <1 LSb VINL = AVSS = VREFL =0V. AVDD = VREFH = 3.6VVINL = AVSS = VREFL = AD23a Gerr Gain Error 2 10.5 20 LSb 0V, AVDD = VREFH = 3.6VAD24a EOFF Offset Error 2 3.8 10 LSb VINL = AVSS = VREFL =0V. AVDD = VREFH = 3.6VAD25a Monotonicity⁽¹⁾ Guaranteed _ Dynamic Performance (12-bit Mode) AD30a THD **Total Harmonic Distortion** dB -75 AD31a SINAD Signal to Noise and 68.5 dB 69.5 Distortion SFDR AD32a Spurious Free Dynamic 80 dB Range AD33a FNYQ Input Signal Band-Width 250 kHz

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

11.3

bits

11.09


Effective Number of Bits

AD34a ENOB

TABLE 25-39: ADC MODULE SPECIFICATIONS (10-BIT MODE) Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature -40°C \leq TA \leq +85°C for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Param Symbol Characteristic Min. Units Conditions Тур Max. No. ADC Accuracy (10-bit Mode) - Measurements with external VREF+/VREF-AD20b 10 data bits Nr Resolution bits AD21b INL Integral Nonlinearity LSb VINL = AVSS = VREFL = -1.5 +1.5 0V, AVDD = VREFH = 3.6VAD22b DNL VINL = AVSS = VREFL =**Differential Nonlinearity** >-1 <1 LSb 0V. AVDD = VREFH = 3.6VAD23b Gerr LSb VINL = AVSS = VREFL = Gain Error 0.4 3 6 0V, AVDD = VREFH = 3.6VVINL = AVSS = VREFL =AD24b EOFF Offset Error 0.2 2 5 LSb 0V. AVDD = VREFH = 3.6VAD25b Monotonicity⁽¹⁾ Guaranteed ADC Accuracy (10-bit Mode) - Measurements with internal VREF+/VREF-AD20b Nr Resolution 10 data bits bits AD21b INL Integral Nonlinearity VINI = AVSS = VRFFI = -1 +1 LSb 0V, AVDD = VREFH = 3.6VAD22b DNL **Differential Nonlinearity** LSb VINL = AVSS = VREFL = >-1 <1 0V, AVDD = VREFH = 3.6VVINL = AVSS = VREFL =AD23b GFRR Gain Error 3 7 15 LSb 0V, AVDD = VREFH = 3.6VAD24b EOFF Offset Error 7 VINL = AVSS = VREFL =1.5 3 LSb 0V. AVDD = VREFH = 3.6VMonotonicity⁽¹⁾ AD25b Guaranteed ____ **Dynamic Performance (10-bit Mode)** THD **Total Harmonic Distortion** AD30b -64 dB AD31b SINAD Signal to Noise and 58.5 57 dB Distortion AD32b SFDR Spurious Free Dynamic 72 dB Range AD33b Fnyq Input Signal Bandwidth 550 kHz AD34b ENOB Effective Number of Bits 9.16 9.4 ____ bits

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

查询dsPIC33FJ256GP710A供应商



查询dsPIC33FJ256GP710A供应商

查询dsPIC33FJ256GP710A供应商

TABLE 25-40: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS


АС СНА		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions	
	·	Cloc	k Parame	ters				
AD50a	Tad	ADC Clock Period	117.6			ns	—	
AD51a	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	—	
Conversion Rate								
AD55a	tCONV	Conversion Time	—	14 Tad		ns	—	
AD56a	FCNV	Throughput Rate	—	—	500	ksps	—	
AD57a	tSAMP	Sample Time	3 Tad	—	—	_	—	
		Timir	ng Parame	ters				
AD60a	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	—	3.0 Tad	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected	
AD61a	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 TAD	—	3.0 Tad	_	—	
AD62a	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—		—	
AD63a	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	_	20	μs	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.


3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

查询dsPIC33FJ256GP710A供应商 FIGURE 25-21: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



查询dsPIC33FJ256GP710A供应商

FIGURE 25-22: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



查询dsPIC33FJ256GP710A供应商 TABLE 25-41: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions			
Clock Parameters										
AD50b	TAD	ADC Clock Period	65	_	—	ns	—			
AD51b	TRC	ADC Internal RC Oscillator Period	—	250	—	ns	—			
	Conversion Rate									
AD55b	TCONV	Conversion Time	—	12 Tad	—	_	—			
AD56b	FCNV	Throughput Rate	—	—	1.1	Msps	—			
AD57b	TSAMP	Sample Time	2 Tad	—	_	_	—			
		Timir	g Param	eters						
AD60b	TPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	_	3.0 Tad		Auto-Convert Trigger (SSRC<2:0> = 111) not selected			
AD61b	TPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad		3.0 Tad					
AD62b	Tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾		0.5 Tad			—			
AD63b	Tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μS	—			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: TDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

查询dsPIC33FJ256GP710A供应商

26.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06A/X08A/X10A electrical characteristics for devices operating in an ambient temperature range of -40°C to +140°C.

Note: Programming of the Flash memory is not allowed above 125°C.

The specifications between -40°C to +140°C are identical to those shown in **Section 25.0** "**Electrical Characteristics**" for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 25.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJXXXGPX06A/X08A/X10A high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +140°C
Storage temperature	
Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(5)}$	0.3V to 5.6V
Voltage on VCAP/VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽²⁾	60 mA
Maximum junction temperature	
Maximum output current sunk by any I/O pin ⁽³⁾	1 mA
Maximum output current sourced by any I/O pin ⁽³⁾	1 mA
Maximum current sunk by all ports combined	10 mA
Maximum current sourced by all ports combined ⁽²⁾	10 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
- **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx, and PGDx pins.
- **4:** AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
- 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

查询dsPIC33FJ256GP710A供应商 26.1 High Temperature DC Characteristics

TABLE 26-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temperature Range	Max MIPS
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06A/X08A/ X10A
	3.0V to 3.6V	-40°C to +140°C	20

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+145	°C
Operating Ambient Temperature Range	TA	-40	—	+140	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD		W		
Maximum Allowed Power Dissipation	PDMAX	(Tj - Ta)/θja			W

TABLE 26-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Parameter No.	Symbol	Characteristic	Min Typ Max Units Conditions							
Operating V	Voltage									
HDC10	Supply Vo	Itage								
	VDD — 3.0 3.3 3.6 V -40°C to +140°C									

TABLE 26-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Parameter No.	Typical	Max	Units	Conditions				
Power-Down (Current (IPD)							
HDC60e	250	2000	μA	+140°C 3.3V Base Power-Down Current ⁽¹		Base Power-Down Current ^(1,3)		
HDC61c	3	5	μA	+140°C 3.3V Watchdog Timer Current: △IwDT ^(2,4)				

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

查询dsPIC33FJ2566P710A供应商 TABLE 26-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARA	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio	Units	Conditions		
HDC72a	39	45	1:2	mA			
HDC72f	18	25	1:64	mA	+140°C	3.3V	20 MIPS
HDC72g	18	25	1:128	mA			

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 26-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
	Vol	Output Low Voltage						
HDO10		I/O ports	—	—	0.4	V	IOL = 1 mA, VDD = 3.3 V	
HDO16		OSC2/CLKO	_	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
	Voн	Output High Voltage						
HDO20		I/O ports	2.40	—	—	V	Юн = -1 mA, VDD = 3.3V	
HDO26		OSC2/CLKO	2.41	—	—	V	Юн = -1 mA, VDD = 3.3V	

TABLE 26-7: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Conditions		
		Program Flash Memory						
HD130	Eр	Cell Endurance	10,000	_	_	E/W	-40°C to +140°C ⁽²⁾	
HD134	Tretd	Characteristic Retention	20	_	_	Year	1000 E/W cycles or less and no other specifications are violated	

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

查询dsPIC33FJ256GP710A供应商

26.2 AC Characteristics and Timing

Parameters

The information contained in this section defines dsPIC33FJXXXGPX06A/X08A/X10A AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 25.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 25.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 26-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 26-1.						

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 26-9: PLL CLOCK TIMING SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40 °C \leq TA \leq +140 °C for High Temperature						
Param No. Symbol		Characteristic Min Typ Max				Units	Conditions	
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period	

Note 1: These parameters are characterized, but are not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商 TABLE 26-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	-
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—		ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 26-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.

查询dsPIC33FJ256GP710A供应商 TABLE 26-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		1	35	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	—	ns	—		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	—	—	ns	_		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 26-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		35	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25			ns	_		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2		
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—		55	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

查询dsPIC33FJ256GP710A供应商

TABLE 20	TABLE 20-14: ADC MODULE SPECIFICATIONS									
AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						-				
Param No. Symbol		Characteristic	Characteristic Min Typ Max Units		Units	Conditions				
	Reference Inputs									
HAD08	IREF	Current Drain		250 —	600 50	μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1			

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	ADO	C Accuracy (12-bit Mode) – Meas	urement	s with Ex	kternal V	/ref+/Vref- ⁽¹⁾
HAD20a Nr Resolution 12 data bits bits —						_	
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD23a	Gerr	Gain Error	-2	-	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD24a	EOFF	Offset Error	-3	_	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- ⁽¹⁾
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	—
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD23a	Gerr	Gain Error	2	—	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD24a	Eoff	Offset Error	2	_	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V
		Dynamic I	Performa	nce (12-	bit Mode	e) ⁽²⁾	
HAD33a	Fnyq	Input Signal Bandwidth	—	—	200	kHz	

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商 TABLE 26-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	AD	C Accuracy (10-bit Mode)	– Measu	rements	s with Ex	ternal V	REF+/VREF- ⁽¹⁾
HAD20b Nr Resolution				0 data bi	its	bits	_
HAD21b	INL	Integral Nonlinearity	-3	_	3	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD22b	DNL	Differential Nonlinearity	> -1		< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD23b	Gerr	Gain Error	-5	_	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD24b	EOFF	Offset Error	-1	_	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
	AD	C Accuracy (10-bit Mode)	– Measu	rement	s with Int	ernal V	REF+/VREF- ⁽¹⁾
HAD20b	Nr	Resolution	1	0 data bi	its	bits	—
HAD21b	INL	Integral Nonlinearity	-2	_	2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD23b	Gerr	Gain Error	-5	_	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD24b	EOFF	Offset Error	-1.5	—	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
		Dynamic Pe	erforman	nce (10-b	oit Mode)	(2)	
HAD33b	Fnyq	Input Signal Bandwidth			400	kHz	

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商 TABLE 26-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

CHARAG	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No. Symbol		Characteristic	Min Typ Max Units				Conditions		
	Clock Parameters								
HAD50 TAD ADC Clock Period ⁽¹⁾			147		—	ns	—		
Conversion Rate									
HAD56	FCNV	Throughput Rate ⁽¹⁾	—	—	400	Ksps			

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 26-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No. Symbol		Characteristic Min Typ Max Units				Conditions		
Clock Parameters								
HAD50	TAD	ADC Clock Period ⁽¹⁾	104	—	_	ns	—	
Conversion Rate								
HAD56	FCNV	∨ Throughput Rate ⁽¹⁾ — — 800 Ksps —						
NI. 4								

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ256GP710A供应商 NOTES:

查询dsPIC33FJ256GP710A供应商

27.0 PACKAGING INFORMATION

27.1 Package Marking Information

64-Lead QFN (9x9x0.9mm) Example \bigcirc \bigcirc \mathcal{M} \mathbf{N} XXXXXXXXXXX 33FJ64GP XXXXXXXXXXX 206A-I/MR@3 YYWWNNN 0610017 64-Lead TQFP (10x10x1 mm) Example MICROCHIP MICROCHIP XXXXXXXXXXX dsPIC33FJ XXXXXXXXXXX 256GP706A XXXXXXXXXXX -I/PT@3 YYWWNNN 0510017 \cap \bigcirc 80-Lead TQFP (12x12x1 mm) Example MICROCHIP MICROCHIP XXXXXXXXXXXXX dsPIC33FJ128 GP708A-I/PT@3 XXXXXXXXXXXXX YYWWNNN 0510017 О . vv v **.**+/ sifia infe .+:.

Legend	I: XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	ΥY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	NNN Alphanumeric traceability code					
	(e3) Pb-free JEDEC designator for Matte Tin (Sn)					
	* This package is Pb-free. The Pb-free JEDEC designator ((e3))					
		can be found on the outer packaging for this package.				
Note:	In the event the full Microchip part number cannot be marked on one line, it will					
		d over to the next line, thus limiting the number of available				
	characters	s for customer-specific information.				
1						

查询dsPIC33FJ256GP710A供应商 查询dsPIC33FJ256GP710A供应商

100-Lead TQFP (12x12x1 mm)





100-Lead TQFP (14x14x1mm)



Example




Legen	d: XXX Y YY WW NNN e3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

查询dsPIC33FJ256GP710A供应商

27.2 Package Details

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-149B Sheet 1 of 2

查询dsPIC33FJ256GP710A供应商

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

查询dsPIC33FJ256GP710A供应商

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Din	nension Limits	MIN	NOM	MAX			
Number of Leads	N		64				
Lead Pitch	e		0.50 BSC				
Overall Height	А	-	-	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05			
Standoff	A1	0.05	-	0.15			
Foot Length	L	0.45	0.60	0.75			
Footprint	L1		1.00 REF				
Foot Angle	φ	0°	3.5°	7°			
Overall Width	E		12.00 BSC				
Overall Length	D		12.00 BSC				
Molded Package Width	E1		10.00 BSC				
Molded Package Length	D1		10.00 BSC				
Lead Thickness	С	0.09	-	0.20			
Lead Width	b	0.17	0.22	0.27			
Mold Draft Angle Top	α	11°	12°	13°			
Mold Draft Angle Bottom	β	11°	12°	13°			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085E

查询dsPIC33FJ256GP710A供应商

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIM	ETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

查询dsPIC33FJ256GP710A供应商

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		80		
Lead Pitch	e		0.50 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		14.00 BSC		
Overall Length	D		14.00 BSC		
Molded Package Width	E1		12.00 BSC		
Molded Package Length	D1	12.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

查询dsPIC33FJ256GP710A供应商

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIM	ETERS		
Dimension	MIN	NOM	MAX	
Contact Pitch E		0.50 BSC		
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

查询dsPIC33FJ256GP710A供应商

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

查询dsPIC33FJ256GP710A供应商

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

查询dsPIC33FJ256GP710A供应商

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	¢	0°	3.5°	7°
Overall Width	E		16.00 BSC	
Overall Length	D		16.00 BSC	
Molded Package Width	E1	14.00 BSC		
Molded Package Length	D1	14.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

查询dsPIC33FJ256GP710A供应商

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

查询dsPIC33FJ256GP710A供应商

APPENDIX A: MIGRATING FROM dsPIC33FJXXXGPX06/ X08/X10 DEVICES TO dsPIC33FJXXXGPX06A /X08A/X10A DEVICES

dsPIC33FJXXXGPX06A/X08A/X10A devices were designed to enhance the dsPIC33FJXXXGPX06/X08/ X10 families of devices.

In general, the dsPIC33FJXXXGPX06A/X08A/X10A devices backward-compatible with are dsPIC33FJXXXGPX06/X08/X10 devices; however, differences manufacturing may cause dsPIC33FJXXXGPX06A/X08A/X10A devices to behave differently from dsPIC33FJXXXGPX06/X08/ X10 devices. Therefore, complete system test and characterization recommended is if dsPIC33FJXXXGPX06A/X08A/X10A devices are used to replace dsPIC33FJXXXGPX06/X08/X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

查询dsPIC33FJ256GP710A供应商 APPENDIX B: REVISION HISTORY

Revision A (April 2009)

This is the initial release of this document.

Revision B (October 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1:MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Added information on high temperature operation (see " Operating Range: ").
Section 10.0 "Power-Saving Features"	Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see Section 10.2.2 "Idle Mode ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 21.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Updated the ADCx block diagram (see Figure 21-1).
Section 22.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 22.1 "Configuration Bits ".
	Updated the Device Configuration Register Map (see Table 22-1).
	Added the FPWRT<2:0> bit field for the FWDT register to the Configurative Bits Description table (see Table 22-1).
Section 25.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 25-7).
	Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 25-32).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 25-12).
	Updated the Internal LPRC Accuracy parameters (see Table 25-19).
	Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 25-38).
	Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 25-39).
Section 26.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

查询dsPIC33FJ256GP710A供应商

INDEX

Α	
A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	276, 310
ADC Module	
ADC Module (10-bit Mode)	314
ADC Module (12-bit Mode)	313
Internal RC Accuracy	278
Load Conditions	276, 310
ADC Module	
ADC11 Register Map	57
ADC2 Register Map	57
Alternate Interrupt Vector Table (AIVT)	91
Arithmetic Logic Unit (ALU)	35
Assembler	
MPASM Assembler	

В

Barrel Shifter	
Bit-Reversed Addressing	72
Example	
Implementation	
Sequence Table (16-Entry)	
Block Diagrams	
16-bit Timer1 Module	167
A/D Module	
Connections for On-Chip Voltage Regulator	
DCI Module	
Device Clock	
DSP Engine	
dsPIC33F	
dsPIC33F CPU Core	
ECAN Module	
Input Capture	-
Output Compare	
PLL	
Reset System	
Shared Port Structure	
SPI	
Timer2 (16-bit)	
Timer2/3 (32-bit)	
UART	
Watchdog Timer (WDT)	

С

C Compilers	
Hi-Tech C	
MPLAB C	
Clock Switching	155
Enabling	155
Sequence	155
Code Examples	
Erasing a Program Memory Page	83
Initiating a Programming Sequence	
Loading Write Buffers	
Port Write/Read	
PWRSAV Instruction Syntax	157
Code Protection	247, 254
Configuration Bits	
Description (Table)	
Configuration Register Map	

Configuring Analog Port Pins CPU	166
Control Register	32
CPU Clocking System	148
Options	148
Selection	148
Customer Change Notification Service	335
Customer Notification Service	335
Customer Support	335

D

D	
Data Accumulators and Adder/Subtractor	37
Data Space Write Saturation	39
Overflow and Saturation	37
Round Logic	
Write Back	38
Data Address Space	43
Alignment	
Memory Map for dsPIC33FJXXXGPX06A/X08A/X10	JА
Devices with 16 KB RAM	
Memory Map for dsPIC33FJXXXGPX06A/X08A/X10	JА
Devices with 30 KB RAM	46
Memory Map for dsPIC33FJXXXGPX06A/X08A/X10	JА
Devices with 8 KB RAM	
Near Data Space	43
Software Stack	
Width	43
Data Converter Interface (DCI) Module	27
DC Characteristics	68
Doze Current (IDOZE)	
High Temperature	80
I/O Pin Input Specifications 2	
I/O Pin Output	
I/O Pin Output Specifications	
Idle Current (IIDLE)	71
Operating Current (IDD)	
Operating MIPS vs. Voltage	80
Power-Down Current (IPD)	72
Power-down Current (IPD)	
Program Memory 275, 3	
Temperature and Voltage	80
Temperature and Voltage Specifications	69
Thermal Operating Conditions	
DCI	
Buffer Control 22	27
Buffer Data Alignment22	27
Introduction	27
Transmit/Receive Shift Register 22	27
DCI I/O Pins	27
COFS	27
CSCK	27
CSDI	27
CSDO	27
DCI Module	
Register Map	66
Demonstration/Development Boards, Evaluation Kits, and	nd
Starter Kits 20	
Development Support	63
DMA Module	
DMA Register Map	58
DMAC Registers 13	38
DMAxCNT 13	38
DMAxCON 13	38
DMAxPAD 1:	38

查询dsPIC33FJ256GP710A供应商

	DMAXREQ	
	DMAxSTA	
	DMAxSTB	
DSP	PEngine	
	Multiplier	

Е

ECAN Module
CiFMSKSEL2 register219
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)60
ECAN1 Register Map (C1CTRL1.WIN = 0)60
ECAN1 Register Map (C1CTRL1.WIN = 1)61
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)63
ECAN2 Register Map (C2CTRL1.WIN = 0)63, 64
Frame Types201
Modes of Operation203
Overview
ECAN Registers
Filter 15-8 Mask Selection Register (CiFMSKSEL2). 219
Electrical Characteristics
AC
Enhanced CAN Module201
Equations
Device Operating Frequency148
Errata19

F

Flash Program Memory	79
Control Registers	
Operations	80
Programming Algorithm	83
RTSP Operation	80
Table Instructions	79
Flexible Configuration	247
FSCM	
Delay for Crystal and PLL Clock Sources	
Device Resets	89

Н

High Temperature Electrical Characteristics	
I	
I/O Ports	
Parallel I/O (PIO)	
Write/Read Timing	
I ² C	
Operating Modes	
Registers	
I ² C Module	
I2C1 Register Map	
I2C2 Register Map	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	247, 254
Input Capture	
Registers	
Input Change Notification Module	
Instruction Addressing Modes	69
File Register Instructions	
Fundamental Modes Supported	70
MAC Instructions	70
MCU Instructions	69
Move and Accumulator Instructions	
Other Instructions	70
Instruction Set	
Overview	

Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	157
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IECx IFSx	
IF SX INTCON1	
INTCON2	
IPCx	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable	
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	
J	
JTAG Boundary Scan Interface	247
М	
Memory Organization	41
Microchip Internet Web Site	
Modes of Operation	000
Disable	203
Initialization	
Listen All Messages	
Listen Only	
Loopback	
Normal Operation	
Modulo Addressing	
Applicability	. 72
Operation Example	
Start and End Address	. 71
W Address Register Selection	. 71
MPLAB ASM30 Assembler, Linker, Librarian	264
MPLAB ICD 3 In-Circuit Debugger System	265
MPLAB Integrated Development Environment Software	
MPLAB PM3 Device Programmer	266
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	264
Ν	
NVM Module	
Register Map	60
ivegisier map	. 00
0	
Open-Drain Configuration	166
Output Compare	

D

317
321
317, 318
158
PICkit 2
266
3 Debug
265
23
68

查询dsPIC33FJ256GP710A供应商

POR and Long Oscillator Start-up Times
PORTA
Register Map66
PORTB
Register Map66
PORTC
Register Map67
PORTD
Register Map67
PORTE
Register Map67
PORTF
Register Map67
PORTG
Register Map68
Power-Saving Features157
Clock Frequency and Switching157
Program Address Space41
Construction74
Data Access from Program Memory Using Program
Space Visibility77
Data Access from Program Memory Using Table Instruc-
tions76
Data Access from, Address Generation75
Memory Map 41
Table Read Instructions
TBLRDH76
TBLRDL
Visibility Operation77
Program Memory
Interrupt Vector42
Organization42
Reset Vector 42

R

Reader Response
Registers
ADxCHS0 (ADCx Input Channel 0 Select244
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 243
ADxCON1 (ADCx Control 1)238
ADxCON2 (ADCx Control 2)240
ADxCON3 (ADCx Control 3)241
ADxCON4 (ADCx Control 4)242
ADxCSSH (ADCx Input Scan Select High) 245
ADxCSSL (ADCx Input Scan Select Low) 245
ADxPCFGH (ADCx Port Configuration High)
ADxPCFGL (ADCx Port Configuration Low)
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)215
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 216
CiCFG1 (ECAN Baud Rate Configuration 1)212
CiCFG2 (ECAN Baud Rate Configuration 2) 213
CiCTRL1 (ECAN Control 1)204
CiCTRL2 (ECAN Control 2) 205
CiEC (ECAN Transmit/Receive Error Count)211
CIFCTRL (ECAN FIFO Control)
CiFEN1 (ECAN Acceptance Filter Enable)214
CiFIFO (ECAN FIFO Status)208
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 218,
219
CiINTE (ECAN Interrupt Enable)210
CiINTF (ECAN Interrupt Flag)209
CiRXFnEID (ECAN Acceptance Filter n Extended Identi-
fier)
CiRXFnSID (ECAN Acceptance Filter n Standard Identi-

fier) 217
CiRXFUL1 (ECAN Receive Buffer Full 1) 221
CiRXFUL2 (ECAN Receive Buffer Full 2) 221
CiRXMnEID (ECAN Acceptance Filter Mask n Extended
Identifier)
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier) 220
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 222
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 222
CiTRBnDLC (ECAN Buffer n Data Length Control) 225
CiTRBnDm (ECAN Buffer n Data Field Byte m) 225
CiTRBnEID (ECAN Buffer n Extended Identifier) 224
CiTRBnSID (ECAN Buffer n Standard Identifier) 224
CiTRBnSTAT (ECAN Receive Buffer n Status) 226
CiTRmnCON (ECAN TX/RX Buffer m Control) 223
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)
CORCON (Core Control)
DCICON1 (DCI Control 1) 229
DCICON2 (DCI Control 2) 230
DCICON3 (DCI Control 3) 231
DCISTAT (DCI Status)
DMACS0 (DMA Controller Status 0)
DMACGO (DMA Controller Status 0)
DMACS1 (DMA Controller Status 1) 145
DMAxCNT (DMA Channel x Transfer Count) 142
DMAxCON (DMA Channel x Control) 139
DMAxPAD (DMA Channel x Peripheral Address) 142
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTA (DMA Channel x RAM Start Address A). 141
DMAXSTB (DMA Channel x RAM Start Address B). 141
DIMAXSTB (DIMA Channel X RAW Statt Address B). 141
DSADR (Most Recent DMA RAM Address) 146
I2CxCON (I2Cx Control) 189
I2CxMSK (I2Cx Slave Mode Address Mask) 193
I2CxSTAT (I2Cx Status) 191
ICxCON (Input Capture x Control) 176
IEC0 (Interrupt Enable Control 0)
IEC0 (Interrupt Enable Control 4)
IEC1 (Interrupt Enable Control 1) 110
IEC2 (Interrupt Enable Control 2) 112
IEC3 (Interrupt Enable Control 3) 114
IEC4 (Interrupt Enable Control 4) 115
IFS0 (Interrupt Flag Status 0) 100
IFS1 (Interrupt Flag Status 1) 102
IFS2 (Interrupt Flag Status 2)
IFS3 (Interrupt Flag Status 3) 106
IFS4 (Interrupt Flag Status 4) 107
INTCON1 (Interrupt Control 1)
INTCON2 (Interrupt Control 2)
INTTREG Interrupt Control and Status Register 134
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1) 117
IPC10 (Interrupt Priority Control 10) 126
IPC11 (Interrupt Priority Control 11) 127
IPC12 (Interrupt Priority Control 12) 128
IPC13 (Interrupt Priority Control 13) 129
IPC14 (Interrupt Priority Control 14) 130
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)
IPC17 (Interrupt Priority Control 17) 133
IPC2 (Interrupt Priority Control 2) 118
IPC3 (Interrupt Priority Control 3) 119
IPC4 (Interrupt Priority Control 4) 120
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)
IPC7 (Interrupt Priority Control 7)

查询dsPIC33FJ256GP710A供应商

IPC9 (Interrupt Priority Control 9)
NVMCOM (Flash Memory Control)
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control)150
OSCTUN (FRC Oscillator Tuning)154
PLLFBD (PLL Feedback Divisor)153
PMD1 (Peripheral Module Disable Control Register 1) 159
PMD2 (Peripheral Module Disable Control Register 2) 161
PMD3 (Peripheral Module Disable Control Register 3) 163
RCON (Reset Control)86
RSCON (DCI Receive Slot Control)233
SPIxCON1 (SPIx Control 1)183
SPIxCON2 (SPIx Control 2)185
SPIxSTAT (SPIx Status and Control)182
SR (CPU Status)32, 96
T1CON (Timer1 Control)168
TSCON (DCI Transmit Slot Control)
TxCON (T2CON, T4CON, T6CON or T8CON Control) 172
TyCON (T3CON, T5CON, T7CON or T9CON Control) 173
UxMODE (UARTx Mode)196
UxSTA (UARTx Status and Control) 198
Reset
Clock Source Selection
Special Function Register Reset States
Times
Reset Sequence
Resets
S
Serial Peripheral Interface (SPI)181

S

Serial Peripheral Interface (SPI)	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	
Special Features of the CPU	
SPI Module	
SPI1 Register Map	
SPI2 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	68

Т

Temperature and Voltage Specifications	
AC	10
Timer116	37
Timer2/3, Timer4/5, Timer6/7 and Timer8/916	39
Timing Characteristics	
CLKO and I/O27	79
Timing Diagrams	
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM =	0,
ASAM = 0, SSRC<2:0> = 000))4
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM =	0,
ASAM = 1, SSRC<2:0> = 111, SAMC<4:0>	=
00001))5
12-bit A/D Conversion (ASAM = 0, SSRC = 000) 30)2
CAN I/O29	98
DCI AC-Link Mode29	97
DCI Multi -Channel, I ² S Modes	95
External Clock	77
I2Cx Bus Data (Master Mode)) 1
I2Cx Bus Data (Slave Mode)	93

I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	293
Input Capture (CAPx)	284
OC/PWM	
Output Compare (OCx)	
Reset, Watchdog Timer, Oscillator Start-up Timer	
Power-up Timer	200
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	282
Timing Requirements	
ADC Conversion (10-bit mode)	315
ADC Conversion (12-bit Mode)	
CLKO and I/O	
DCI AC-Link Mode	
DCI Multi-Channel, I ² S Modes	200
External Clock	
Input Capture	284
SPIx Master Mode (CKE = 0)	311
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	312
Timing Specifications	
10-bit A/D Conversion Requirements	306
12-bit A/D Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer, F	
er-up Timer and Brown-out Reset Requiremen 281	ts
Simple OC/PWM Mode Requirements	285
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 0) Requirements	
SPIX Slave Mode (CKE = 0) Requirements	
Timer1 External Clock Requirements	
Timer2, Timer4, Timer6 and Timer8 External Clock	
quirements	
Timer3, Timer5, Timer7 and Timer9 External Clock	
quirements	283

U

UA	NRT Module	
	UART1 Register Map	56
	UART2 Register Map	56
v		

Voltage Regulator (On-Chip)	252
W	
Watchdog Timer (WDT)	247, 253

Watchaog Timer (WDT)	241,200
Programming Considerations	
WWW Address	
WWW, On-Line Support	19

查询dsPIC33FJ256GP710A供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

查询dsPIC33FJ256GP710A供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent					
RE:	Reader Response						
From	From: Name						
	Company						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
Application (optional):							
Would you like a reply?YN							
Devid	e: dsPIC33FJXXXGPX06A/X08A/	Literature Number: DS70593B					
Ques	tions:						
1. V	Vhat are the best features of this docume	nt?					
_							
_							
2. ⊦	low does this document meet your hardw	vare and software development needs?					
_							
-							
3. E	Do you find the organization of this document easy to follow? If not, why?						
_							
4 1							
4. V	. What additions to the document do you think would enhance the structure and subject?						
-							
5 V	. What deletions from the document could be made without affecting the overall usefulness?						
0. 1							
-							
6. Is	. Is there any incorrect or misleading information (what and where)?						
-							
7. ⊦	low would you improve this document?						
_							
_							

查询dsPIC33FJ256GP710A供应商

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Revision Level - Tape and Reel Fl	mark — mily — v Size (Kl ag (if app ge —		 Examples: a) dsPIC33FJ256GP710AI/PT: General-purpose dsPIC33, 64 KB program memory, 100-pin, Industrial temp., TQFP package.
Architecture:	33 =	16-bit Digital Signal Controller	
Flash Memory Family:	FJ =	Flash program memory, 3.3V	
Product Group:	GP3 = GP5 =	General purpose family General purpose family General purpose family General purpose family	
Pin Count:	08 =	64-pin 80-pin 100-pin	
Temperature Range:	I = E = H =	-40°C to+85°C(Industrial) -40°C to+125°C(Extended) -40°C to+140°C(High)	
Package:	PF =	 10x10 or 12x12 mm TQFP (Thin Quad Flatpack) 14x14 mm TQFP (Thin Quad Flatpack) 9x9mm QFN (Plastic Quad Flatpack) 	
Pattern	(blank of	it QTP, SQTP, Code or Special Requirements herwise) Engineering Sample	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Fax: 45-4485-2829

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820