查询dsPIC33FJ64GP802供应商

009 Microchip Technology Inc.

sc.com

# MICROCHIP

## dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Data Sheet

High-Performance, 16-bit Digital Signal Controllers

Preliminary

#### 查询dsPIC33FJ64GP802供应商

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO<sup>®</sup> MCUs and dsPIO<sup>®</sup> DSCs, KEEL00<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

## **High-Performance, 16-Bit Digital Signal Controllers**

#### **Operating Range:**

- Up to 40 MIPS operation (at 3.0-3.6V):
  - Industrial temperature range (-40°C to +85°C)
  - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (at 3.0-3.6V):
  - High temperature range (-40°C to +140°C)

#### High-Performance DSC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators with rounding and saturation options
- Flexible and powerful addressing modes:
  - Indirect
  - Modulo
  - Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

#### **Direct Memory Access (DMA):**

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
  - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

#### Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
  - Can pair up to make two 32-bit timers
  - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
  - Programmable prescaler
- Input Capture (up to four channels):
  - Capture on up, down or both edges
  - 16-bit capture input functions
  - 4-deep FIFO on each capture
- Output Compare (up to four channels):
  - Single or Dual 16-bit Compare mode
  - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock/Calendar (RTCC):
  - Provides clock, calendar and alarm functions

#### **Interrupt Controller:**

- 5-cycle latency
- Up to 49 available interrupt sources
- · Up to three external interrupts
- Seven programmable priority levels
- · Five processor exceptions

#### **Digital I/O:**

- · Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- Wake-up/Interrupt-on-Change for up to 31 pins
- Output pins can drive from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

#### **On-Chip Flash and SRAM:**

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 16 Kbytes)
- Boot, Secure and General Security for program Flash

#### **查ystem Management**2供应商

- Flexible clock options:
  - External, crystal, resonator, internal RC
  - Fully integrated Phase-Locked Loop (PLL)
  - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- · Reset by multiple sources

#### **Power Management:**

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- Idle, Sleep, and Doze modes with fast wake-up

#### Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 ksps conversion:
  - Two and four simultaneous samples (10-bit ADC)
  - Up to 13 input channels with auto-scanning
  - Conversion start can be manual or synchronized with one of four trigger sources
  - Conversion possible in Sleep mode
  - ±2 LSb max integral nonlinearity
  - ±1 LSb max differential nonlinearity

#### Audio Digital-to-Analog Converter (DAC):

- 16-bit Dual Channel DAC module
- 100 ksps maximum sampling rate
- Second-Order Digital Delta-Sigma Modulator

#### Data Converter Interface (DCI) module:

- Codec interface
- Supports I<sup>2</sup>S and AC'97 protocols
- Up to 16-bit data words, up to 16 words per frame
- 4-word deep TX and RX buffers

#### **Comparator Module:**

• Two analog comparators with programmable input/output configuration

#### **CMOS Flash Technology:**

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- Low power consumption

#### **Communication Modules:**

- 4-wire SPI (up to two modules):
- Framing supports I/O interface to simple codecs
- Supports 8-bit and 16-bit data
- Supports all serial clock formats and sampling modes
- I<sup>2</sup>C<sup>™</sup>:
  - Full Multi-Master Slave mode support
  - 7-bit and 10-bit addressing
  - Bus collision detection and arbitration
  - Integrated signal conditioning
  - Slave address masking
- UART (up to two modules):
  - Interrupt on address bit detect
  - Interrupt on UART error
  - Wake-up on Start bit from Sleep mode
  - 4-character TX and RX FIFO buffers
  - LIN bus support
  - IrDA® encoding and decoding in hardware
  - High-Speed Baud mode
  - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN<sup>™</sup> module) 2.0B active:
  - Up to eight transmit and up to 32 receive buffers
  - 16 receive filters and three masks
  - Loopback, Listen Only and Listen All
  - Messages modes for diagnostics and bus monitoring
  - Wake-up on CAN message
  - Automatic processing of Remote Transmission Requests
  - FIFO mode using DMA
  - DeviceNet<sup>™</sup> addressing support
- Parallel Master Slave Port (PMP/EPSP):
  - Supports 8-bit or 16-bit data
  - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC):
- Programmable bit length for the CRC generator polynomial (up to 16-bit length)
- 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

#### Packaging:

- 28-pin SDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

**Note:** See the device variant tables for exact peripheral features per device.

#### 查询dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND

### dsPIC33FJ128GPX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

#### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Controller Families


						Rem	appabl	e Peri	phera	al								er)			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) <sup>(1)</sup>	Remappable Pins	16-bit Timer <sup>(2)</sup>	Input Capture	Output Compare Standard PWM	Data Converter Interface	UART	SPI	ECANTM	External Interrupts <sup>(3)</sup>	RTCC	I <sup>2</sup> C <sup>TM</sup>	CRC Generator	10-bit/12-bit ADC (Channels)	16-bit Audio DAC (Pins)	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
dsPIC33FJ128GP804	44	128	16	26	5	4	4	1	2	2	1	3	1	1	1	13	6	1/1	11	35	QFN TQFP
dsPIC33FJ128GP802	28	128	16	16	5	4	4	1	2	2	1	3	1	1	1	10	4	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ128GP204	44	128	8	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ128GP202	28	128	8	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64GP804	44	64	16	26	5	4	4	1	2	2	1	3	1	1	1	13	6	1/1	11	35	QFN TQFP
dsPIC33FJ64GP802	28	64	16	16	5	4	4	1	2	2	1	3	1	1	1	10	4	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64GP204	44	64	8	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ64GP202	28	64	8	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ32GP304	44	32	4	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ32GP302	28	32	4	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SDIP SOIC QFN-S


 1:
 RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32GP302/304, which include 1 Kbyte of DMA RAM.

2: Only four out of five timers are remappable.


3: Only two out of three interrupts are remappable.


Note





#### 查询RinPDiagrams((Coon(执业))







#### 書物Diagrams」(Continged)方商

44-Pin QFN <sup>(2)</sup>	-	= Pins are up to 5V tolerant
	PGEC1/AN3/C2IN+/RP1 <sup>(1)</sup> /CN5/RB1 PGED1/AN2/C2IN-/RP0 <sup>(1)</sup> /CN4/RB0 AN1/NEF-/CN3/RA1 AN1/NEF+/CN2/RA0 MCLR AN0/NEF+/CN2/RA0 MCLR AN0/NEF+/CN2/RA0 AN0/NEF+/CN2/RA1 AN0/NTCC/RP14 <sup>(1)</sup> /CN12/PMWR/RB14 TCK/PMA7/RA1 TMS/PMA10/RA10 TMS/PMA10/RA10	
AN8/CVREF/RP18 <sup>(1)</sup> /PMA2/CN10/RC2 VDD VSS OSC1/CLKI/CN30/RA2	24       1         25       26         27       dsPIC33FJ32GP304         28       dsPIC33FJ64GP204         29       dsPIC33FJ128GP204         30       31         32       32	III       AN11/RP13 <sup>(1)</sup> /CN13/PMRD/RB13         III       AN12/RP12 <sup>(1)</sup> /CN14/PMD0/RB12         9       PGEC2/RP11 <sup>(1)</sup> /CN15/PMD1/RB11         8       PGED2/RP10 <sup>(1)</sup> /CN16/PMD2/RB10         7       VCAP/VDDCORE         6       VSS         5       RP25 <sup>(1)</sup> /CN19/PMA6/RC9         4       RP24 <sup>(1)</sup> /CN20/PMA5/RC8         3       RP23 <sup>(1)</sup> /CN17/PMA0/RC7         2       RP22 <sup>(1)</sup> /CN18/PMA1/RC6         1       SDA1/RP9 <sup>(1)</sup> /CN21/PMD3/RB9
	SOSCO/T1CK/CN0/RA4 TDI/PMA9/RA9 RP19 <sup>(1)</sup> /CN28/PMBE/RC3 RP20 <sup>(1)</sup> /CN26/PMA4/RC4 RP21 <sup>(1)</sup> /CN26/PMA3/RC5 VS5 VS5 PGED3/ASDA1/RP5 <sup>(1)</sup> /CN22/PMD5/RB5 PGEC3/ASCL1/RP6 <sup>(1)</sup> /CN22/PMD6/RB6 INT0/RP7 <sup>(1)</sup> /CN22/PMD4/RB5	
dsPIC33FJ128GPX02/X04 C	ontroller Families" in this section for t	ble " <b>ds</b> PIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and the list of available peripherals. pins and is recommended to be connected to Vss externally.

#### 查询RinPDiagram4GP802供应商



#### 查询DiagramoFJ64GP802供应商



#### 查询TableConsectionenas2供应商

dsPIC	C33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Product Families	
1.0	Device Overview	15
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	87
8.0	Direct Memory Access (DMA)	129
9.0	Oscillator Configuration	
10.0	Power-Saving Features	153
11.0	I/O Ports	159
12.0	Timer1	187
13.0	Timer2/3 and Timer4/5 feature	189
14.0	Input Capture	195
15.0	Output Compare	197
16.0	Serial Peripheral Interface (SPI)	201
17.0	Inter-Integrated Circuit™ (I <sup>2</sup> C™)	207
18.0		215
19.0	Enhanced CAN (ECAN <sup>TM</sup> ) Module	221
20.0	Data Converter Interface (DCI) Module	
21.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	253
22.0	Audio Digital-to-Analog Converter (DAC)	
23.0	Comparator Module	
24.0	Real-Time Clock and Calendar (RTCC)	
25.0	Programmable Cyclic Redundancy Check (CRC) Generator	
	Parallel Master Port (PMP)	
27.0	Special Features	299
28.0	Instruction Set Summary	
29.0	Development Support	
30.0	Electrical Characteristics	
31.0	High Temperature Electrical Characteristics	
	Packaging Information	
Appe	ndix A: Revision History	
Index	٠	
	Nicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
Produ	uct Identification System	401

#### 查询dsPIC33F164GP802供应商

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our website at www.microchip.com to receive the most current information on all of our products.


#### 查询dopic3DEVICE80VERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Digital Signal Controller (DSC) Devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.





#### 查询本的LE33FJ64中的OU供应查ESCRIPTIONS

Pin Name	Pin Type	Buffer Type	PPS	Description	
AN0-AN12	I	Analog		Analog input channels.	
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin	
CLKO	ο	_	No	function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes Always associated with OSC2 pin function.	
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.	
OSC2	I/O	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes	
SOSCI SOSCO	I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.	
CN0-CN30	I	ST	No No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.	
IC1-IC2 IC7-IC8		ST ST	Yes Yes	Capture inputs 1/2. Capture inputs 7/8.	
OCFA OC1-OC4	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare outputs 1 through 4.	
INT0	I	ST	No	External interrupt 0.	
INT1	I	ST	Yes	External interrupt 1.	
INT2		ST	Yes	External interrupt 2.	
RA0-RA4 RA7-RA10	I/O I/O	ST ST	No No	PORTA is a bidirectional I/O port. PORTA is a bidirectional I/O port.	
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.	
RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.	
T1CK	I	ST	No	Timer1 external clock input.	
T2CK	I	ST	Yes	Timer2 external clock input.	
T3CK	I	ST	Yes	Timer3 external clock input.	
T4CK		ST	Yes	Timer4 external clock input.	
T5CK		ST	Yes	Timer5 external clock input.	
U1CTS		ST	Yes	UART1 clear to send.	
U1RTS	0	ST	Yes Yes	UART1 ready to send. UART1 receive.	
U1RX U1TX	0	-	Yes	UART1 transmit.	
U2CTS	I	ST	Yes	UART2 clear to send.	
U2RTS	0	_	Yes	UART2 ready to send.	
U2RX	I	ST	Yes	UART2 receive.	
U2TX	0	—	Yes	UART2 transmit.	
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.	
SDI1	I	ST	Yes	SPI1 data in.	
SDO1	0	—	Yes	SPI1 data out.	
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.	
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.	
SDI2 SDO2		ST	Yes	SPI2 data in.	
<u>SS2</u>	0 I/O	ST	Yes Yes	SPI2 data out. SPI2 slave synchronization or frame pulse I/O.	
	1				
Legend: CMOS		s compatible			
				$DDS = Output \qquad T = Input \\DDS = Deripheral Din Select$	

TTL = TTL input buffer

O = Output I = Input PPS = Peripheral Pin Select

#### TABLE FIEC33F PINOUT DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description		
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.		
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.		
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.		
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.		
TMS	I	ST	No	JTAG Test mode select pin.		
TCK	I	ST	No	JTAG test clock input pin.		
TDI TDO		ST	No	JTAG test data input pin.		
	0	_	No	JTAG test data output pin.		
C1RX	I	ST	Yes	ECAN1 bus receive pin.		
C1TX	0	_	Yes	ECAN1 bus transmit pin.		
RTCC	0		No	Real-Time Clock Alarm Output.		
CVREF	0	ANA	No	Comparator Voltage Reference Output.		
C1IN-	1	ANA	No	Comparator 1 Negative Input.		
C1IN+	I	ANA	No	Comparator 1 Positive Input.		
C1OUT	0	—	Yes	Comparator 1 Output.		
C2IN-	I	ANA	No	Comparator 2 Negative Input.		
C2IN+	i	ANA	No	Comparator 2 Positive Input.		
C2OUT	0	_	Yes	Comparator 2 Output.		
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and		
-			-	Output (Master modes).		
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and		
				Output (Master modes).		
PMA2 -PMPA10	0	—	No	Parallel Master Port Address (Demultiplexed Master Modes).		
PMBE	0	—	No	Parallel Master Port Byte Enable Strobe.		
PMCS1	0	—	No	Parallel Master Port Chip Select 1 Strobe.		
PMD0-PMPD7	I/O	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/		
				Data (Multiplexed Master modes).		
PMRD	0	—	No	Parallel Master Port Read Strobe.		
PMWR	0	_	No	Parallel Master Port Write Strobe.		
DAC1RN	0	—	No	DAC1 Right Channel Negative Output.		
DAC1RP	0	—	No	DAC1 Right Channel Positive Output.		
DAC1RM	0	_	No	DAC1 Right Channel Middle Point Value (typically 1.65V).		
DAC1LN	0	—	No	DAC1 Left Channel Negative Output.		
DAC1LP	0	—	No	DAC1 Left Channel Positive Output.		
DAC1LM	0	_	No	DAC1 Left Channel Middle Point Value (typically 1.65V).		
COFS	I/O	ST	Yes	Data Converter Interface frame synchronization pin.		
CSCK	I/O	ST	Yes	Data Converter Interface serial clock input/output pin.		
CSDI	I	ST	Yes	Data Converter Interface serial data input pin		
CSDO	0	_	Yes	Data Converter Interface serial data output pin.		
PGWD1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.		
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.		
PGWD2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.		
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.		
PGWD3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.		
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.		
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.		
AVdd	Р	Р	No	Positive supply for analog modules. This pin must be connected at all		
				times.		
<b>Legend:</b> CMOS = CMOS compatible input or output Analog = Analog input P = Power						
		rigger input	with CM			
TTL =	TTL inpu	t buffer		PPS = Peripheral Pin Select		

## 查询**TAPLE 3**31:164(PINOUT MORE ESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description	
AVss	Р	Р	No	Ground reference for analog modules.	
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.	
VCAP/VDDCORE	Р	_	No	CPU logic filter capacitor connection.	
Vss	Р	_	No	Ground reference for logic and I/O pins.	
Vref+	Ι	Analog	No	Analog voltage reference (high) input.	
Vref-	Ι	Analog	No	Analog voltage reference (low) input.	

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog inputP = PowerO = OutputI = InputPPS = Peripheral Pin Select

查句ESPIC33FJ64GP802供应商

#### 查说29PIC39UIDELINES后OR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304. of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

#### 2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
   VCAP/VDDCORE
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

- Additionally, the following pins may be required:
- VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.


#### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

#### 查阅RE 263FJ64(RECOMMERDED MINIMUM CONNECTION



#### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

#### 2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 30.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 27.2** "**On-Chip Voltage Regulator**" for details.

#### 2.4 Master Clear (MCLR) Pin


The MCLR pin provides for two specific device functions:


- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





#### 查询215PIC39576-Rips02供应商

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 2, MPLAB ICD 3 or MPLAB REAL ICE<sup>™</sup>.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.


- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB<sup>®</sup> ICD 2" (poster) DS51265
- "MPLAB<sup>®</sup> ICD 2 Design Advisory" DS51566
- "Using MPLAB<sup>®</sup> ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- *"Using MPLAB<sup>®</sup> REAL ICE™"* (poster) DS51749

#### 2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

#### FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



#### 查询dsIOscillator(Value)定应nei</mark>tions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

#### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

#### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

#### 查询3:9PIC3CFU64GP802供应商

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

#### 3.1 Overview

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any time.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction

cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32GP302/ 304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 is shown in Figure 3-2.

#### 3.2 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.

#### 3.3 DSP Engine Overview


The DSP engine features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


#### 查有ds Especial MCLB Fe 供应要

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0). The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

#### FIGURE 3-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 CPU CORE BLOCK DIAGRAM





#### 查询**FlGlyR意3F2**:64GP8(**dsPlC33F**J32GP302/304, dsPlC33FJ64GPX02/X04, AND dsPlC33FJ128GPX02/ X04 PROGRAMMER'S MODEL

**SR: CPU STATUS REGISTER** 

#### 25 ds ICPUBC ontro BRegisters

REGISTER 3-1:

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA <sup>(1)</sup>	SB <sup>(1)</sup>	OAB	SAB <sup>(4)</sup>	DA	DC
bit 15							bit 8
R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> <sup>(2)</sup>		RA	N	OV	Z	C
bit 7							bit (
Legend:							
C = Clear only	' bit	R = Readable	e bit	U = Unimpler	mented bit, read	l as '0'	
S = Set only bi	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15	OA: Accumu	lator A Overflow	v Status bit				
		ator A overflow ator A has not c					
bit 14	OB: Accumu	lator B Overflow	v Status bit				
		ator B overflow ator B has not c					
bit 13		lator A Saturatio		tus bit <sup>(1)</sup>			
	1 = Accumula	ator A is satura ator A is not sat	ted or has bee		some time		
bit 12		lator B Saturatio		tus bit <sup>(1)</sup>			
	1 = Accumula	ator B is satura ator B is not sat	ted or has bee		some time		
bit 11	<b>0AB:</b> OA    (	OB Combined A	ccumulator C	verflow Status	bit		
	1 = Accumula	ators A or B hav	ve overflowed				
bit 10		B Combined A			t(4)		
	1 = Accumula		e saturated or	have been satu	urated at some	time in the past	t
bit 9	DA: DO Loop	Active bit					
	1 = DO loop in	n progress					
1.11.0	-	not in progress	<u> </u>				
bit 8		U Half Carry/B		for buto aizada	lata) ar 8th law	ordor bit (for wo	rd aizad data
	-	sult occurred		ioi byte-sized c	data) or 8th low-		iu-sizeu uala
	0 = No carry			oit (for byte-size	ed data) or 8th	low-order bit (f	or word-sized
Note 1: Th	is bit can be re	ad or cleared (	not set).				
<b>2:</b> Th Le	e IPL<2:0> bits	s are concatena	ated with the I	•	RCON<3>) to fo 3> = 1. User ii		• •
		atus bits are rea	ad only when I				

- **3:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
- 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup>
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative
	0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state.
	1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
	0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	1 = An operation that affects the Z bit has set it at some time in the past
	0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred

- Note 1: This bit can be read or cleared (not set).
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
  - 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0						
—	_		US	EDT <sup>(1)</sup>		DL<2:0>							
bit 15							bit 8						
<b>D</b> 444 0			<b>D M</b> ( <b>a</b>		DAMA	DAM 0	DAMA						
R/W-0 SATA	R/W-0 SATB	R/W-1 SATDW	R/W-0 ACCSAT	R/C-0	R/W-0 PSV	R/W-0 RND	R/W-0 IF						
bit 7	SATB	SAIDW	ACCSAT	IPL3	P5V	RND	bit						
							Dit						
Legend:		C = Clear on	ly bit										
R = Readabl	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set							
0' = Bit is cle	ared	'x = Bit is un∤	known	U = Unimplen	nented bit, rea	nd as '0'							
bit 15-13	Unimplomo	ntod. Dood oo	· ^ '										
bit 12	-	nted: Read as		ol hit									
511 12		<ul> <li>IS: DSP Multiply Unsigned/Signed Control bit</li> <li>DSP engine multiplies are unsigned</li> </ul>											
		gine multiplies a											
bit 11	EDT: Early I	oo Loop Termina	ation Control b	<sub>Dit</sub> (1)									
		1 = Terminate executing DO loop at end of current loop iteration											
L:400	0 = No effect		Laural Otatura k	· · -									
bit 10-8		DL<2:0>: DO Loop Nesting Level Status bits											
	<pre>111 = 7 DO loops active</pre>												
	•												
	•												
	001 = 1 DO 000 = 0 DO												
bit 7		A Saturation En	able bit										
	1 = Accumu	lator A saturatio	on enabled										
	0 = Accumu	lator A saturation	on disabled										
bit 6		B Saturation Er											
		lator B saturation											
bit 5		ita Space Write		nine Saturation	Enable bit								
		ace write satura											
	0 = Data spa	ace write satura	tion disabled										
bit 4	ACCSAT: A	ACCSAT: Accumulator Saturation Mode Select bit											
		1 = 9.31 saturation (super saturation)											
h:+ 0		uration (normal nterrupt Priority	-	hit 2(2)									
bit 3		errupt priority le											
		errupt priority le	U U										
bit 2		am Space Visibi											
		n space visible i											
	0 = Program	n space not visik	ole in data spa	Ce									

**Note 1:** This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

#### 查询REGISTER 1626P8 CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding enabled
	0 = Unbiased (convergent) rounding enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode enabled for DSP multiply ops
	0 = Fractional mode enabled for DSP multiply ops

- **Note 1:** This bit is always read as '0'.
  - 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

#### 查询dsPArithmeticsPoold以应商(ALU)

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

#### 3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

#### 3.6.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.7 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- · Fractional or integer DSP multiply (IF)
- · Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)


A block diagram of the DSP engine is shown in Figure 3-3.

#### 查询**TABLE 331:** J64(**DSP) 1NSTRECTION**S SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	A = x 2	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

FIG	SUR	E 3-	3:

#### **DSP ENGINE BLOCK DIAGRAM**



#### 查询dsPIMULFTIPLEPB02供应商

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. Signed two the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is  $-2^{N-1}$  to  $2^{N-1} - 1$ .

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to  $(1 - 2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10<sup>-5</sup>. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10<sup>-10</sup>.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

## 3.7.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

## 3.7.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits

or

• SA: ACCA saturated (bit 31 overflow and saturation)

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled. The IOverfloy 64 and 0 Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

• Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).

 Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the

saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.

 Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

#### 3.7.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

#### 3.7.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.7.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

#### 查德公PIC 我很多的能够的。

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

#### 3.7.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

### 查询机PICMEMORYOORCANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 3. Data Memory" (DS70202) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

### 4.1 Program Address Space

The program address memory space of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is shown in Figure 4-1.

### FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, AND dsPIC33FJ128GPX02/X04 DEVICES

	dsPIC33FJ32GP302/304	dsPIC33FJ64GPX02/X04	dsPIC33FJ128GPX02/X04	
Ā	GOTO Instruction	GOTO Instruction	GOTO Instruction	)x000000 )x000002
	Reset Address	Reset Address		)x000002 )x000004
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	x00000FE
	Reserved	Reserved	Reserved 0	)x000100
	Alternate Vector Table	Alternate Vector Table		)x000104 )x0001FE )x000200
	User Program Flash Memory (11264 instructions)	User Program – – – – Flash Memory – – – – (22016 instructions)	a	)x000200 )x0057FE )x005800
			Flash Memory (44032 instructions)	x00ABFE x00AC00
	Unimplemented (Read '0's)	Unimplemented	0	x0157FE
		(Read '0's)	0	x015800
			Unimplemented	
			(Read '0's)	
			(Read 0.5)	
<u> </u>		+		x7FFFFE
•			l l	)x800000
	Reserved	Reserved	Reserved	
				xF7FFE
	Device Configuration Registers	Device Configuration Registers		0xF80000
				)xF80017 )xF80018
	Reserved	Reserved	Reserved	
0				)xFEFFFE )xFF0000
	DEVID (2)	DEVID (2)		xFF0002
¥	Reserved	Reserved	Reserved	)xFFFFFE

### 查询dsPICROGRAMMEN4D应商 ORGANIZATION


The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.



### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

### 查询412PIC Data6Addres5 Space

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

### 4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

**Note:** The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.


### 4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.






### 查询FIGURE 分子 64GP8 (DATA ME MORY MAP FOR dsPIC33FJ128GP202/204 AND dsPIC33FJ64GP202/ 204 DEVICES WITH 8 KB RAM



© 2009 Microchip Technology Inc.



DMA RAM

X Data Unimplemented (X) 0x47FE

0x4800

0x8000

0xFFFE

0x47FF

0x4801

0x8001

0xFFFF

### 查阅课程 张\$3FJ64(DATA 供应MORY MAP FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/ 804 DEVICES WITH 16 KB RAM

Optionally Mapped into Program Memory

### 查询我是PIC33队的P&DATASPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

### 4.2.6 DMA RAM

Every dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 device contains up to 2 Kbytes of dual ported DMA RAM located at the end of Y data space, and is part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

<b>TABLE 4-1:</b>		<b>CPU CORE REGISTERS MAP</b>	E REGIS	TERS I	ИАР													查订
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREGO	0000								Working Register 0	gister 0								0000
WREG1	0002								Working Register 1	gister 1								
WREG2	0004								Working Register 2	gister 2								F 0000
WREG3	9000								Working Register 3	gister 3								<b>J</b> 60000
WREG4	0008								Working Register 4	gister 4								1 <u>G</u>
WREG5	000A								Working Register 5	gister 5								<b>8</b> 0000
WREG6	0000								Working Register 6	gister 6								02
WREG7	000E								Working Register 7	gister 7								
WREG8	0010								Working Register 8	gister 8								<b>1000</b>
WREG9	0012								Working Register 9	gister 9								
WREG10	0014								Working Register 10	lister 10								0000
WREG11	0016								Working Register 11	iister 11								0000
WREG12	0018								Working Register 12	lister 12								0000
WREG13	001A								Working Register 13	lister 13								0000
WREG14	001C								Working Register 14	lister 14								0000
WREG15	001E								Working Register 15	lister 15								0800
SPLIM	0020							Stac	Stack Pointer Limit Register	nit Register								XXXX
ACCAL	0022								ACCAL									XXXXX
ACCAH	0024								ACCAH	Т								XXXX
ACCAU	0026				ACCA<39>	39>							ACCAU	SAU				XXXXX
ACCBL	0028								ACCBL									XXXXX
ACCBH	002A								ACCBH	Т								XXXXX
ACCBU	002C				ACCB<39>	39>							ACCBU	BU				XXXX
PCL	002E							Program	Program Counter Low Word Register	v Word Reg.	ister							XXXX
PCH	0030	Ι	Ι		Ι		Ι	I				Progra	m Counter H	Program Counter High Byte Register	egister			0000
TBLPAG	0032	Ι						Ι				Table P	age Addres	Table Page Address Pointer Register	egister			0000
PSVPAG	0034	Ι									Progr	Program Memory Visibility Page Address Pointer Register	Visibility Pa	ige Address	Pointer Re	egister		0000
RCOUNT	0036							Repe	Repeat Loop Counter Register	nter Registe	r							XXXX
DCOUNT	0038								DCOUNT<15:0>	15:0>								XXXX
DOSTARTL	003A							DOST	DOSTARTL<15:1>	^							0	XXXX
DOSTARTH	003C	Ι												DOSTARTH<5:0>	TH<5:0>			0 0 0 x x
DOENDL	003E							DOE	DOENDL<15:1>								0	XXXX
DOENDH	0040	I	I		I		I	I			Ι			DOE	DOENDH			0 0 x x
SR	0042	OA	BO	SA	SB	OAB	SAB	DA	БС		IPL<2:0>		RA	z	N	Z	ပ	0000
CORCON	0044	Ι	I	I	NS	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	Щ	0020
MODCON	0046	XMODEN	YMODEN				BWM	BWM<3:0>			YWM<3:0>	<3:0>			XWM	XWM<3:0>		0000
Legend:	x = unkno	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	Reset, = u	nimplemen	ited, read a	is '0'. Reset	values are	shown in h	nexadecima									

DS70292D-page 44

查询d	sPI	3 <u>3</u>	FJ	6 <u>4</u>	G₽	80	2	共应商
	All Asets	33 xxxx	XXXX	64 ****	<del>G</del> xxxx	80 XXXXX	21 xxxx	
	Bit 0	0	Τ	0	T			
	Bit 1							
	Bit 2							
	Bit 3							
	Bit 4							
	Bit 5						egister	
	Bit 6						Disable Interrupts Counter Register	
	Bit 7					XB<14:0>	e Interrupts	ılı
	Bit 8	XS<15:1>	XE<15:1>	YS<15:1>	YE<15:1>		Disabl	nexadecima
	Bit 9	×	×	Y	Y			shown in t
JED)	Bit 10							0'. Reset values are shown in hexadecimal.
ONTINUED)	Bit 11							
MAP (C	Bit 12							ited, read a
STERS I	Bit 13							ınimplemer
E REGIS	Bit 14						Ι	teset, — = L
CPU CORE REGISTERS MAP (COI	Bit 15					BREN	I	$\mathbf{x} = unknown \ value \ on \ Reset, \ m = unimplemented, \ read \ as$
	SFR Addr	0048	004A	004C	004E	0050	0052	x = unknov
TABLE 4-1:	SFR Name	XMODSRT	XMODEND	YMODSRT	YMODEND	XBREV	DISICNT	Legend:

查ì	<u>Od</u> gl		33	FJC	4G	P802供应		0000	0000	0000	0 0
02	Resets	00	00	00	00	04		00	00	00	0000
TER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE	.'0'. Reset values are shown in hexadecimal. TER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GP304	Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE
sPIC33F	Bit 1	CN1IE		<b>CN1PUE</b>		sPIC33F	Bit 1	CN1IE	CN17IE	CN1PUE	CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE
AND ds	Bit 2	CN2IE	I	CN2PUE	I	sh dnA	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE
202/802	Bit 3	CN3IE		<b>CN3PUE</b>		204/804	Bit 3	CN3IE	CN19IE	CN3PUE	CN19PUE
=J64GP	Bit 4	CN4IE		CN4PUE	I	=J64GP	Bit 4	CN4IE	CN20IE	CN4PUE	<b>CN20PUE</b>
sPIC33I	Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE	sPIC33I	Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE
2/802, d	Bit 6	CN6IE	CN22IE	CN6PUE	CN23PUE CN22PUE	4/804, d	Bit 6	CN6IE	<b>CN22IE</b>	CN6PUE	<b>CN22PUE</b>
28GP20	Bit 7	CN7IE	CN23IE	<b>CN7PUE</b>		mal. 28GP20	Bit 7	CN7IE	CN23IE	<b>CN7PUE</b>	CN23PUE
C33FJ1	Bit 8	I	CN24IE	I	CN24PUE	in hexadec C33FJ1	Bit 8	<b>CN8IE</b>	CN24IE	<b>CN8PUE</b>	CN24PUE
OR dsPI	Bit 9	I	I	I	I	s are shown OR dsPI	Bit 9	CN9IE	<b>CN25IE</b>	CN9PUE	<b>CN25PUE</b>
RAP F	Bit 10	I		I	I	'0'. Reset values are shown in hexadecimal ER MAP FOR dsPIC33FJ128(	Bit 10	CN10IE	CN26IE	CN10PUE	CN26PUE CN25PUE CN24PUE CN23PUE
	Bit 11	CN11IE	CN27IE	CN11PUE	CN27PUE	read as '0'. GISTEF	Bit 11	CN11IE	CN27IE	CN11PUE	ЭL
TION RE	Bit 12	CN12IE		CN12PUE	I	plemented, TION RE	Bit 12	CN12IE	CN28IE	CN12PUE	CN28PUE
CHANGE NOTIFICATION REGISI	Bit 13	CN13IE	CN29IE	CN13PUE	<b>CN29PUE</b>	<ul> <li>x = unknown value on Reset, — = unimplemented, read as</li> <li>CHANGE NOTIFICATION REGIST</li> </ul>	Bit 13	CN13IE	CN29IE	CN14PUE CN13PUE	CN30PUE CN29PUE CN28PUE CN27PU
NGE NC	Bit 14	CN14IE	CN30IE	CN14PUE	<b>CN30PUE</b>	alue on Res	Bit 14	CN14IE	CN30IE	CN14PUE	CN30PUE
	Bit 15	CN15IE	I	CN15PUE	I	: unknown v. CHA	Bit 15	CN15IE	I	CN15PUE	I
4-2:	SFR Addr	0060	0062	0068	006A	×= 4-3:	SFR Addr	0900	0062	0068	006A
TABLE 4-2:	SFR Name	CNEN1 (	CNEN2 (	CNPU1 (	CNPU2 (	Legend: ×= TABLE 4-3:	SFR Name	CNEN1 (	CNEN2 (	CNPU1 (	CNPU2 (

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Bit 12         Bit 14         Bit 30         Bit 3         Bit 4         DVAERR         DVOERR         DVAERR         DVOERR         DVAC         Bit 3         Bit 4         Bit 3         Bit 4         Bit 3         Bit 4         Bit 4		5-154															ls
NSTDIS         OWERR         COVERR         OWERR         COVERR         OWERR         MITHER           ALTIVT         DISI         —         …		Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All A Resets
ALTIVT         DISI         IC         <		OVAERR			COVBERR	OVATE	OVBTE		SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	Ι	33000
		DISI	1	I	I		1	1	I			I	I	<b>INT2EP</b>	INT1EP	INTOEP	Jacoo
UTTK         URX         Taje         Taje         Coale         MADE         Taje         Taje         Intif           1         DMAIF         PMPF         1         Taje         1	I	DMA1IF	AD11F	U1TXIF	U1RXIF	<b>SPI1IF</b>	<b>SPI1EIF</b>	T3IF	T2IF	<b>OC2IF</b>	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	
		U2RXIF	INT2IF	T5IF	T4IF	OC4IF		DMA2IF	IC8IF	IC7IF	I	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	Po 000
	I	DMA4IF	PMPIF	I	I	I	I	I	I	I	I	DMA3IF	C1IF <sup>(1)</sup>	C1RXIF <sup>(1)</sup>	SPI2IF	SPI2EIF	000
DACILIF <sup>(2)</sup> DACIR         Marile         UTXIE         UTXIE	1	RTCIF	DMA5IF	DCIIF	DCIEIF		1	I	I	Ι	I	I	I	Ι	I	I	<b>1</b> 5000
	DAC1LIF <sup>(2)</sup>		1	1	I		1	1	I	C1TXIF <sup>(1)</sup>	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	1	00 19
UZTXIE         UZEXUE         NTZIE         TAIE	I	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	<b>OC2IE</b>	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
		U2RXIE	<b>INT2IE</b>	T5IE	T4IE	OC4IE		DMA2IE	IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	I	DMA4IE	PMPIE	I	I		1	1	I			<b>DMA3IE</b>	C1IE <sup>(1)</sup>	C1RXIE <sup>(1)</sup>	<b>SPI2IE</b>	<b>SPI2EIE</b>	0000
$ \begin{array}{                                    $		RTCIE	DMA5IE	DCIIE	DCIEIE		1		I			I	I	Ι		I	0000
	DAC1LIE <sup>(2)</sup>	DAC1RIE <sup>(2)</sup>	1	I	I		1		I	C1TXIE <sup>(1)</sup>	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	I	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			T1IP<2:0>		Ι		)C1IP<2:0>		I		IC1IP<2:0>		I	≤	INT0IP<2:0>		4444
			T2IP<2:0>		I	0	)C2IP<2:0>		I		IC2IP<2:0>		I	D	DMA0IP<2:0>		4444
$ \left  \begin{array}{c c c c c c c c c c c c c c c c c c c $	I	Ď	1RXIP<2:0>		I	S	PI11P<2:0>		I		SPI1EIP<2:0.	^	I	·	T3IP<2:0>		4444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1	I	I	I	I	D	MA1IP<2:0:	^	I		AD11P<2:0>		I	'n	U1TXIP<2:0>		0444
$ \left  \begin{array}{c c c c c c c c c c c c c c c c c c c $		)	CNIP<2:0>		Ι	)	CMIP<2:0>		Ι	ŭ	MI2C1IP<2:0	^	-	SIS	SI2C1IP<2:0>		4444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IC8IP<2:0>		Ι		C7IP<2:0>		Ι	Ι	Ι	Ι	-	VI	INT1IP<2:0>		4404
			T4IP<2:0>		Ι	0	)C4IP<2:0>		Ι		OC3IP<2:0>			NO	DMA2IP<2:0>		4444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Ð	2TXIP<2:0>		Ι	Ü	2RXIP<2:0:	^	Ι		INT2IP<2:0>			L	T5IP<2:0>		4444
<		U U	;11P<2:0> <sup>(1)</sup>		Ι	C1	RXIP<2:0>	(1)	I		SPI2IP<2:0>		-	JS	SPI2EIP<2:0>	_	4444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Ι	I	Ι	Ι	I	I	I	I	Ι	I	I	I	Ŋ	DMA3IP<2:0>		0004
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Ι	Ι	Ι	Ι	D	MA4IP<2:0:	^	Ι		PMPIP<2:0>		-	Ι	Ι	Ι	0440
RTCIP<2:0>         CRCIP<2:0>      U2EIP<2:0>           U2EIP<2:0>           0.2EIP<2:0>		Ō	CIEIP<2:0>		Ι		Ι	Ι	Ι	Ι	Ι	Ι	-	Ι	Ι	Ι	4000
CRCIP<2:0>          U2EIP<2:0>               - <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Я</td> <td>RTCIP&lt;2:0&gt;</td> <td></td> <td>Ι</td> <td>1</td> <td>DMA5IP&lt;2:0:</td> <td>~</td> <td>-</td> <td></td> <td>DCIIP&lt;2:0&gt;</td> <td></td> <td>0444</td>		Ι	Ι	Ι	Ι	Я	RTCIP<2:0>		Ι	1	DMA5IP<2:0:	~	-		DCIIP<2:0>		0444
-         -         -         -         C1TXIP<2:0>(1)         -           -         DAC11IP/2:0         -         DAC42IP/2:0         -         -		S	RCIP<2:0>		Ι		J2EIP<2:0>		Ι		U1EIP<2:0>			Ι	-	Ι	4440
		Ι	1	I	Ι	5	TXIP<2:0>	(1)	Ι		DMA7IP<2:0:	^		NO	DMA6IP<2:0>		0444
	1	DAC	DAC1LIP<2:0> <sup>(2)</sup>	(2)	Ι	DAC	DAC1RIP<2:0> <sup>(2)</sup>	<sub>&gt;</sub> (2)	Ι	Ι	Ι	I		Ι		I	4400
00E0 ILR<3:0>> - VECNUM		Ι	Ι	Ι		ILR<3:	<<0:		Ι			VEG	VECNUM<6:0>				4444
x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	unknown value	e on Reset, -	— = unimple	mented, rea	id as '0'. Res	set values	are shown i	in hexadec	imal.								

© 2009 Microchip Technology Inc.

Bit 6 Bit 5 Bit 4 Bit 3 Bit 2
TGATE TCKPS<1:0> - TSYNC
Timer3 Holding Register (for 32-bit timer operations only)
TGATE TCKPS<1:0> T32 —
TGATE TCKPS<1:0>
Timer5 Holding Register (for 32-bit timer operations only)
TGATE TCKPS<1:0> T32 —
TGATE TCKPS<1:0>
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2
Input 1 Capture Register
ICI<1:0> ICOV ICBNE
Input 2 Capture Register
ICI<1:0> ICOV ICBNE
Input 7 Capture Register
ICI<1:0> ICOV ICBNE
Input 8Capture Register
ICI<1:0> ICOV ICBNE

Preliminary

DS70292D-page 48

jus	Bit 1 Bit 0 All Resets	ST XXXX	<mark>y</mark> xxxx	0CM<2:0> 0000	XXXX	XXXX	OCM<2:0> 0000 1	XXXX	XXXXX	OCM<2:0> 0000	XXXX	XXXX	OCM<2:0> 0000		Bit 1 Bit 0 All Resets	0000	00FF	0000	<b>RSEN SEN</b> 1000	<b>RBF TBF</b> 0000	0000	0000		Bit 1 Bit 0 All Resets	STSEL	RR URXDA	XXXX	0000
-	Bit 2 B			OCV			OCI			OCI			OCV		Bit 2 B				PEN R	R_W				Bit 2 B	PDSEL<1:0>	FERR O		
-	Bit 3			OCTSEL			OCTSEL			OCTSEL			OCTSEL		Bit 3	Receive Register	Transmit Register	or Register	RCEN	S		r		Bit 3	BRGH		UART Transmit Register	UART Received Register
-	Bit 4			OCFLT			OCFLT			OCFLT			OCFLT		Bit 4	Receive	Transm	Baud Rate Generator Register	ACKEN	٩	Address Register	Address Mask Register		Bit 4	URXINV	-	UART Trans	JART Recei
-	Bit 5			I											Bit 5			Baud Ra	ACKDT	$D_{-}A$	Addres	Address M		Bit 5	ABAUD	ADDEN		
-	Bit 6	Register	ster		Register	ster		Register	ster	1	Register	ster			Bit 6				STREN	12COV				Bit 6	LPBACK	EL<1:0>		
-	Bit 7	Output Compare 1 Secondary Register	Output Compare 1 Register	1	Output Compare 2 Secondary Register	Output Compare 2 Register	I	Output Compare 3 Secondary Register	Output Compare 3 Register	1	Output Compare 4 Secondary Register	Output Compare 4 Register		imal.	Bit 7				GCEN	IWCOL			imal.	Bit 7	WAKE	URXISEL<1:0>		
-	Bit 8	It Compare	Output Corr	I	It Compare	Output Com		It Compare	Output Com		It Compare	Output Corr		in hexaded	Bit 8		Ι		SMEN	- ADD10			in hexadeo	Bit 8	UENO	TRMT	UTX8	URX8
-	Bit 9	Outpr			Outpr			Outpr		1	Outpr			. Reset values are shown in hexadecimal.	Bit 9		1		DISSLW	GCSTAT			. Reset values are shown in hexadecimal	Bit 9	UEN1	UTXBF		1
-	Bit 10			I										eset values	Bit 10	Ι	I		A10M	BCL			eset values	Bit 10	1	UTXEN	Ι	1
R MAP	Bit 11			I										ad as '0'. R	Bit 11	1	I		IPMIEN	I			ad as '0'. R	Bit 11	RTSMD	UTXBRK	Ι	1
EGISTE	Bit 12			I			1						I	= unimplemented, read as '0 . MAP	Bit 12	I	I		SCLREL	I			= unimplemented, read as '0	Bit 12	IREN			
ARE RI	Bit 13			OCSIDL			OCSIDL			OCSIDL			OCSIDL		Bit 13	Ι	1		12CSIDL	I				Bit 13	NSIDL	UTXISELO	I	I
r comp	Bit 14			I			I						I	n Reset, — GISTEF	Bit 14	I	Ι	Ι	Ι	TRSTAT	Ι		n Reset, — DECICT	Bit 14	Ι	UTXINV		I
OUTPUT COMPARE REGISTER MAP	Bit 15			Ι			1			Ι			Ι	<ul> <li>x = unknown value on Reset, —= unimpl</li> <li>8: I2C1 REGISTER MAP</li> </ul>	Bit 15			I	I2CEN	ACKSTAT		I	x = unknown value on Reset, — = unimplem. 0. IIADT1 DECISTED MAD	Bit 15	UARTEN	UTXISEL1	I	
	SFR Addr	0180	0182	0184	0186	0188	018A	018C	018E	0190	0192	0194	0196	: unkn	SFR Addr	0200	0202	0204	0206	0208	020A	020C	= unkn	FR ddr	0220	0222	0224	026
TABLE 4-7:	SFR Name	OC1RS	OC1R	OC1CON	OC2RS	OC2R	OC2CON	OC3RS	OC3R	OC3CON	OC4RS	OC4R	OC4CON	Legend: ×= TABLE 4-8:	SFR Name	I2C1RCV	I2C1TRN	I2C1BRG	I2C1CON	I2C1STAT	I2C1ADD	I2C1MSK	Legend: ×= TARIF 1_0-	SFR Name	U1MODE	U1STA	U1TXREG	U1RXREG

© 2009 Microchip Technology Inc.

# **UART2 REGISTER MAP TABLE 4-10:**

查诸	All Resets	<u>IC</u> 0000	0110	F J xxxx	<del>64</del> 0000	<del>GP</del> 0000	802供应	All Resets	0000	0000	0000	0000	
	A Res	00	01	X	00	00		Re	-	00	00	00	
	Bit 0	STSEL	URXDA					Bit 0	SPIRBF	PPRE<1:0>	Ι		
	Bit 1	<1:0>	OERR					Bit 1	SPITBF	PPRE	FRMDLY		
	Bit 2	PDSEL<1:0>	FERR					Bit 2	Ι	•			
	Bit 3	BRGH	PERR	nit Register	e Register			Bit 3		SPRE<2:0>			
	Bit 4	URXINV	RIDLE	UART Transmit Register	UART Receive Register			Bit 4			Ι		
	Bit 5	ABAUD	ADDEN	'n	Ď			Bit 5		MSTEN	Ι		
	Bit 6	LPBACK	-<1:0>			er		Bit 6	SPIROV	СКР	Ι	. Register	
	Bit 7	WAKE	URXISEL<1:0>			Baud Rate Generator Prescaler	nal.	Bit 7	Ι	SSEN		SPI1 Transmit and Receive Buffer Register	_
	Bit 8	UENO	TRMT	UTX8	URX8	Rate Gene	0'. Reset values are shown in hexadecimal	Bit 8	1	CKE		Ismit and Re	-
	Bit 9	UEN1	UTXBF	1		Baud	re shown ir	Bit 9		SMP	Ι	SPI1 Trar	
	Bit 10	I	UTXEN	1			et values a	Bit 10	1	MODE16	Ι		
	Bit 11	RTSMD	UTXBRK	1	I			Bit 11	1	DISSDO			
	Bit 12	IREN		I			ented, read	Bit 12		DISSCK	Ι		
ER MAP	Bit 13	NSIDL	UTXISELO	1			= unimplem	Bit 13	SPISIDL	Ι	FRMPOL		-
EGISTE	Bit 14	1	UTXINV (	1			Reset, —= <b>3ISTER</b>	Bit 14	I	Ι	SPIFSD		
<b>UART2 REGISTER MAP</b>	Bit 15	UARTEN	UTXISEL1	I	I		<ul> <li>x = unknown value on Reset, — = unimplemented, read as</li> <li>31: SP11 REGISTER MAP</li> </ul>	Bit 15	SPIEN	1	FRMEN		-
ר 10: ר	SFR Addr	0230	0232	0234	0236	0238	x = unkno 11: S	SFR Addr	0240	0242	0244	0248	-
<b>TABLE 4-10:</b>	SFR Name	UZMODE	U2STA	U2TXREG	UZRXREG	UZBRG	Legend: x = ur TABLE 4-11:	SFR Name	SP11STAT	SPI1CON1	SPI1CON2	SP11BUF	

## SPI1 REGISTER MAP **TABLE 4-11:**

,						-			-	-	-					•	<u>)</u>
SFR Bit 15 Addr		Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8 Bit 7 Bit 6 Bit 5	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
0240 SPIEN	z	I	SPISIDL	I	I	1		I	I	SPIROV	I	I		I	SPITBF SPIRBF	SPIRBF	0000
	1	Ι	Ι	DISSCK	Oassia	DISSDO MODE16 SMP	SMP	CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE	PPRE<1:0>	0000
ш	RMEN	0244 FRMEN SPIFSD FRMPOL	FRMPOL	-	-	I								Ι	FRMDLY		0000
							SPI1 Transi	SPI1 Transmit and Receive Buffer Register	eive Buffer I	Register							0000
ž	n value o	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	unimplemer	nted, read a	as '0'. Rese	et values are	shown in I	hexadecima	al.								

SPI2 REGISTER MAP **TABLE 4-12:** 

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	0260 SPIEN		SPISIDL	I	I	I		I	ļ	SPIROV	I		I	I	SPITBF SPIRBF		0000
SPI2CON1 0262	0262		Ι	Ι	DISSCK	DISSDO	DISSDO MODE16 SMP	SMP	CKE	NESS	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE<1:0>	<1:0>	0000
SP12CON2	0264	FRMEN	SPI2CON2 0264 FRMEN SPIFSD FRMPOL	FRMPOL	1	I		I	I		I				Ι	FRMDLY	I	0000
SPI2BUF 0268	0268							SPI2 Trans	SPI2 Transmit and Receive Buffer Register	eive Buffer I	Register							0000
Legend:	x = unkno	wn value o	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	unimplemer	nted, read a	as '0'. Rese	t values are	shown in	hexadecim	al.								

### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

IADLE 4-13.									•									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC D	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL	ADDMABM	I	AD12B	FOR	FORM<1:0>		SSRC<2:0>		I	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	~	VCFG<2:0>	<u>م</u>	Ι	Ι	CSCNA	CHP	CHPS<1:0>	BUFS	I		SMP	SMPI<3:0>		BUFM	ALTS	04
AD1CON3	0324	ADRC	I	I			SAMC<4:0>						ADCS	ADCS<7:0>				60000
AD1CHS123	0326	Ι		1	I	Ι	CH123	CH123NB<1:0>	CH123SB	I	Ι	I	I	Ι	CH123N	CH123NA<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	I	1			CH0SB<4:0>	^		CHONA	1	Ι			CH0SA<4:0>			0000
AD1PCFGL	032C	Ι		1	PCFG12	PCFG11	PCFG10	PCFG9	Ι	1	Ι	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι			CSS12	CSS11	CSS10	CSS9	Ι	1	Ι	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	20000
AD1CON4	0332	Ι		Ι	Ι	I	Ι	Ι	Ι	Ι	I	I	Ι	Ι		DMABL<2:0>	0>	0000
TABLE 4-14:		VDC1 R	EGIST	TER MA	ADC1 REGISTER MAP FOR dsPl	sPIC33	FJ64G	204/80 م	4, dsPIC	33FJ12	8GP204	/804 AN	ID dsPI(	C33FJ64GP204/804, dsPlC33FJ128GP204/804 AND dsPlC33FJ32GP304	GP304			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON		ADSIDL	ADDMABM		AD12B	FORN	FORM<1:0>		SSRC<2:0>		Ι	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	<b>^</b>	VCFG<2:0>	^	Ι	Ι	CSCNA	CHPS	CHPS<1:0>	BUFS			SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι			S	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	0326						CH123	CH123NB<1:0>	CH123SB						CH123NA<1:0>	A<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB				Ö	CH0SB<4:0>			CHONA				CI	CH0SA<4:0>			0000
AD1PCFGL	032C	Ι	Ι	Ι	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330		Ι		CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332		Ι		I	I		Ι	I	Ι	Ι		I	I		DMABL<2:0>	4	0000

# DAC1 REGISTER MAP FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804 **TABLE 4-15:**

All Resets	0000	0000	0 00 0	0 00 0	0 00 0
Bit 0		REMPTY			
Bit 1		RFULL			
Bit 4 Bit 3 Bit 2	^	RITYPE RFULL REMPTY 0000			
Bit 3	DACFDIV<6:0>	—			
Bit 4	D/				
Bit 5		- RMVOEN			
Bit 6					
Bit 7	I	ROEN	DAC1DFLT<15:0>	DAC1RDAT<15:0>	DAC1LDAT<15:0>
Bit 8	FORM	LITYPE LFULL LEMPTY ROEN	DAC1DI	DAC1RI	DAC1LE
Bit 9	I	LFULL			
Bit 10	Ι	ПТҮРЕ			
Bit 11	Ι	Ι			
Bit 12	DACSIDL AMPON	Ι			
Bit 13	DACSIDL	LMVOEN			
Bit 15 Bit 14 Bit 13	Ι	—			
	DACEN	LOEN			
SFR Addr	03F0	03F2	03F4	03F6	03F8
SFR Name	DAC1CON 03F0 DACEN	DAC1STAT 03F2	DAC1DFLT 03F4	DAC1RDAT 03F6	DAC1LDAT 03F8

# Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

© 2009 Microchip Technology Inc.

<b>TABLE 4-16:</b>	-16:	DMA R	DMA REGISTER MAP	ER MA	۵													查道
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 B	Bit 0 Re	All Resetts
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW		1	1	I		AMODE<1:0>	-0:			MODE<1:0>		000
DMAOREQ	0382	FORCE		Ι		Ι	Ι	1	1	Ι			R	IRQSEL<6:0>			00	<mark>33</mark> 00
DMA0STA	0384								ω.	STA<15:0>							00	<b>F00</b> 00
DMA0STB	0386								ω.	STB<15:0>							00	6 <u>4</u>
DMA0PAD	0388								Ρ4	PAD<15:0>							00	
DMA0CNT	038A	I		Ι	Ι	Ι	Ι					CNT<9:0>	6				00	<mark>88</mark> 8
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	I		I		Ι	AMODE<1:0>	- e:	I	I	MODE<1:0>		24
DMA1REQ	038E	FORCE		Ι		Ι	Ι	1	1	Ι			R	IRQSEL<6:0>			00	
DMA1STA	0390								ω.	STA<15:0>							00	<u>/</u> ∲
DMA1STB	0392								S.	STB<15:0>							00	0000
DMA1PAD	0394								Ρ	PAD<15:0>							00	0000
DMA1CNT	0396	I		Ι	Ι	Ι	Ι					CNT<9:0>	6				00	0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	Ι	AMODE<1:0>	ė.	I	I	MODE<1:0>		0000
DMA2REQ	A950	FORCE		I	Ι	Ι	Ι		I	Ι			IR	IRQSEL<6:0>			00	0000
DMA2STA	039C								ω.	STA<15:0>							00	0000
DMA2STB	039E								S.	STB<15:0>							00	0000
DMA2PAD	03A0								P/	PAD<15:0>							00	0000
DMA2CNT	03A2	I		I	I	Ι	I					CNT<9:0>	6				00	0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	Ι	I	I	Ι	Ι	AMODE<1:0>	ė.	I	I	MODE<1:0>		0000
DMA3REQ	03A6	FORCE		Ι	Ι	Ι			Ι	Ι			IR	IRQSEL<6:0>			00	0000
DMA3STA	03A8								S.	STA<15:0>							00	0000
DMA3STB	03AA								S.	STB<15:0>							00	0000
DMA3PAD	03AC								Ρ	PAD<15:0>							00	0000
<b>DMA3CNT</b>	03AE				Ι	Ι						CNT<9:0>	0>				00	0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW				Ι	Ι	AMODE<1:0>	:0>	Ι	Ι	MODE<1:0>		0000
DMA4REQ	03B2	FORCE											IR	IRQSEL<6:0>			00	0000
DMA4STA	03B4								ς.	STA<15:0>							00	0000
DMA4STB	03B6								ω.	STB<15:0>							00	0000
DMA4PAD	03B8								Ρ	PAD<15:0>							00	0000
DMA4CNT	03BA											CNT<9:0>	0>				00	0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	I			I	Ι	AMODE<1:0>	< <u>0</u> :	Ι	I	MODE<1:0>		0000
DMA5REQ	03BE	FORCE											IR	IRQSEL<6:0>			00	0000
DMA5STA	03C0								S.	STA<15:0>							00	0000
DMA5STB	03C2								ω.	STB<15:0>							0	0000
Legend:	iun =  -	implemente	id, read as	'0'. Reset		shown in he	hexadecimal.											

<b>TABLE 4-16</b> :	-16:	DMA F	REGIST	ER MAI	P (CON	DMA REGISTER MAP (CONTINUED)	~											函创
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
DMA5PAD	03C4								ΡA	PAD<15:0>								3000
DMA5CNT	03C6	I	I	I	I	I	I					CNT	CNT<9:0>					
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	I			I	I	AMODI	AMODE<1:0>	I	I	MODE<1:0>	<1:0>	64 8
<b>DMA6REQ</b>	03CA	FORCE			I	1	I	1	1	I			=	IRQSEL<6:0>				<u> B</u> 00
DMA6STA	03CC								S	STA<15:0>								80
DMA6STB	03CE								ST	STB<15:0>								
DMA6PAD	03D0								ΡA	PAD<15:0>								
DMA6CNT	03D2		I	I	I	I	I					CNT	CNT<9:0>					
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	I	1	I	I	I	AMODI	AMODE<1:0>	I	I	MODE<1:0>	<1:0>	0000
<b>DMA7REQ</b>	03D6	FORCE	I	I	I	1	I	1	1	I			=	RQSEL<6:0>				0000
DMA7STA	80E0								เร	STA<15:0>								0000
DMA7STB	AD50								S	STB<15:0>								0000
DMA7PAD	03DC								ΡA	PAD<15:0>								0000
DMA7CNT	<b>3DE</b>			-		Ι	Ι					CNT	CNT<9:0>					0000
DMACS0	03E0	PWCOL7	<b>PWCOL6</b>	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2		Ι	-	Ι		LSTCH<3:0>	l<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DSA	DSADR<15:0>								0000
Legend:	un =	iimplement <sub>6</sub>	∋d, read as	0'. Reset		shown in he	hexadecimal.											

© 2009 Microchip Technology Inc.

<b>TABLE 4-17</b> :		ECAN1	ECAN1 REGISTER MAP WHEN C	ER MAI	• WHEN	C1CTI	1CTRL1.WIN = 0 OR 1	= 0 <b>OR</b>		(FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804)	3FJ128	GP802/	804 AN	D dsPIC	:33FJ64	IGP802/	804)	<u>查</u> ì
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Rese <b>ts</b> pE
C1CTRL1	0400	1	1	CSIDL	ABAT			REQOP<2:0>	4	iO	OPMODE<2:0>	^	1	CANCAP	I		NIN	048 01 048
C1CTRL2	0402	I	1	I	I	I	I	I	I	I	I	I			DNCNT<4:0>	<b>A</b>		33 °°
C1VEC	0404	I	1				FILHIT<4:0>	^		I				ICODE<6:0>	^			F 0000
<b>C1FCTRL</b>	0406		DMABS<2:0>	<u>^</u>	I	Ι	Ι	Ι	Ι	Ι	I				FSA<4:0>			6 <u>4</u>
C1FIFO	0408	I	I			FBF	FBP<5:0>			I				FNRE	FNRB<5:0>			GP
C1INTF	040A		1	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	I	FIFOIF	RBOVIF	RBIF	TBIF	80 8
C1INTE	040C	1	I		Ι	Ι	1	1	Ι	IVRIE	WAKIE	ERRIE	Ι	FIFOIE	RBOVIE	RBIE	TBIE	24
C1EC	040E				TERRC	TERRCNT<7:0>							RERRCNT<7:0>	T<7:0>				
C1CFG1	0410	Ι	Ι		Ι	Ι	Ι	1	Ι	·WLS	SJW<1:0>			BRP	BRP<5:0>			1000
C1CFG2	0412	Ι	WAKFIL	1	1	I	0	SEG2PH<2:0>	6	<b>SEG2PHTS</b>	S SAM		SEG1PH<2:0>	<0:	ш	PRSEG<2:0>	^	0000
C1FEN1	0414	FLTEN15	5 FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	) FLTEN9	FLTEN8	<b>FLTEN7</b>	FLTEN6	<b>FLTEN5</b>	FLTEN4	FLTEN3	FLTEN2	<b>FLTEN1</b>	FLTENO	FFF
C1FMSKSEL1	1 0418		F7MSK<1:0>	F6MS	F6MSK<1:0>	F5M	F5MSK<1:0>	F4MS	F4MSK<1:0>	F3MSI	F3MSK<1:0>	F2MS	F2MSK<1:0>	F1MS	F1MSK<1:0>	F0MSK<1:0>	<1:0>	0000
C1FMSKSEL2	2 041A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13N	F13MSK<1:0>	F12M	F12MSK<1:0>	F11MS	F11MSK<1:0>	F10M	F10MSK<1:0>	F9MS	F9MSK<1:0>	F8MSK<1:0>	<1:0>	0000
Legend: —= TABLE 4-18:	— = unii 18:	nplemented ECAN1	<ul> <li>= unimplemented, read as '0'. Reset values are shown in hexadecimal.</li> <li>ECAN1 REGISTER MAP WHEN C1CTRL1.V</li> </ul>	. Reset valu ER MAI	es are shov	vn in hexad	lecimal. <b>RL1.WIN</b>	= 0 (F	OR dsPI	n hexadecimal. 1CTRL1.WIN = 0(FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804)	28GP80	2/804 A	ND dsP	IC33FJ(	64GP80	2/804)		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	definition v	See definition when WIN = $x$	×							
C1RXFUL1	0420	RXFUL15	RXFUL14 F	RXFUL13	RXFUL12	RXFUL11	RXFUL10	<b>RXFUL9</b>	<b>RXFUL8</b>	RXFUL7 F	<b>RXFUL6</b>	<b>RXFUL5</b>	RXFUL4	<b>RXFUL3</b>	RXFUL2	RXFUL1	<b>RXFULO</b>	0000
C1RXFUL2	0422	RXFUL31	RXFUL30 F	RXFUL29 RXFUL28		RXFUL27	RXFUL26	<b>RXFUL25</b>	<b>RXFUL24</b>	RXFUL23 R	RXFUL22 F	<b>RXFUL21</b>	RXFUL20	<b>RXFUL19</b>	RXFUL18	RXFUL17	<b>RXFUL16</b>	0000
C1RXOVF1	0428	RXOVF15	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9	XOVF13	XOVF12 F	<b>XOVF11</b>	RXOVF10	<b>RXOVF9</b>	<b>RXOVF8</b>	RXOVF7 F	RXOVF6	<b>RXOVF5</b>	<b>RXOVF4</b>	<b>RXOVF3</b>	<b>RXOVF2</b>	<b>RXOVF1</b>	<b>RXOVF0</b>	0000
C1RXOVF2	042A	RXOVF31	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	XOVF29	<b>XOVF28</b>	<b>XOVF27</b>	RXOVF26 RXOVF25 RXOVF24	RXOVF25		RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16	XOVF22 F	XOVF21	<b>XOVF20</b>	RXOVF19	RXOVF18	RXOVF17	<b>RXOVF16</b>	0000
C1TR01CON	0430	TXEN1	TXABT1 1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PRI<1:0>	<1:0>	TXEN0	TXABT0 1	<b>TXLARB0</b>	<b>TXERRO</b>	<b>TXREQ0</b>	<b>RTREN0</b>	TX0PRI<1:0>	l<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3 1	<b>TXLARB3</b>	<b>TXERR3</b>	<b>TXREQ3</b>	<b>RTREN3</b>	TX3PRI<1:0>	<1:0>	TXEN2	TXABT2 1	TXLARB2	TXERR2	TXREQ2	<b>RTREN2</b>	TX2PRI<1:0>	l<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5 1	TXLARB5	TXERR5	TXREQ5	<b>RTREN5</b>	TX5PRI<1:0>	<1:0>	TXEN4	TXABT4 1	TXLARB4	TXERR4	TXREQ4	<b>RTREN4</b>	TX4PRI<1:0>	l<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	<b>RTREN7</b>	TX7PRI<1:0>	<1:0>	TXEN6	TXABT6 1	<b>TXLARB6</b>	TXERR6	TXREQ6	<b>RTREN6</b>	TX6PRI<1:0>	l<1:0>	0000
C1RXD	0440								Received Data Word	ata Word								XXXX
C1TXD	0442								Transmit Data Word	ata Word								XXXX
-paged		to so line v averadari	Docot	- unimplemented	se hear hethe		e aniler tea	0, Beset values are shown in hevadecima	hovadacim									

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

											_							sF
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
	0400- 041E								See definit	See definition when WIN	×= NI/							3F J
C1BUFPNT1	0420		F3BP<3:0>	:3:0>			F2BP.	F2BP<3:0>			F1BP<3:0>	<3:0>			F0BP<3:0>	:3:0>		04 0000
C1BUFPNT2	0422		F7BP<3:0>	<3:0>			F6BP.	F6BP<3:0>			F5BP<3:0>	<3:0>			F4BP<3:0>	<3:0>		0000
C1BUFPNT3	0424		F11BP<3:0>	<3:0>			F10BF	F10BP<3:0>			F9BP<3:0>	<3:0>			F8BP<3:0>	<3:0>		000
C1BUFPNT4	0426		F15BP<3:0>	<3:0>			F14BF	F14BP<3:0>			F13BP<3:0>	<3:0>			F12BP<3:0>	<3:0>		0000
C1RXM0SID	0430				SID<10:3>	10:3>					SID<2:0>		I	MIDE	I	EID<17:16>	16>	xxxx
C1RXM0EID	0432				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXM1SID	0434				SID<10:3>	10:3>					SID<2:0>		I	MIDE		EID<17:16>	16>	XXXX
C1RXM1EID	0436				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXM2SID	0438				SID<10:3>	10:3>					SID<2:0>			MIDE	I	EID<17:16>	16>	XXXX
C1RXM2EID	043A				EID<15:8>	15:8>							EID<7:0>	2:0>				XXXX
C1RXF0SID	0440				SID<10:3>	10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF0EID	0442				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF1SID	0444				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	16>	XXXX
C1RXF1EID	0446				EID<15:8>	15:8>							EID<7:0>	7:0>			<u> </u>	XXXX
C1RXF2SID	0448				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	16>	XXXX
C1RXF2EID	044A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF3SID	044C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF3EID	044E				EID<15:8>	15:8>							EID<7:0>	2:0>				хххх
C1RXF4SID	0450				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	хххх
C1RXF4EID	0452				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF5SID	0454				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF5EID	0456				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF6SID	0458				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF6EID	045A				EID<15:8>	15:8>							EID<7:0>	2:0>				XXXX
C1RXF7SID	045C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF7EID	045E				EID<15:8>	15:8>							EID<7:0>	2:0>				XXXX
C1RXF8SID	0460				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF8EID	0462				EID<15:8>	15:8>							EID<7:0>	2:0>				XXXX
C1RXF9SID	0464				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF9EID	0466				EID<15:8>	15:8>							EID<7:0>	2:0>				XXXX
C1RXF10SID	0468				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF10EID	046A				EID<15:8>	15:8>							EID<7:0>	2:0>				XXXX
	0010																	

6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Reserve Reserve XXXXX           EID<77.05         -         EXIDE         -         EID<77.05         XXXXX         XXXXXX         XXXXXX         XXXXXX																ιĻ
ID<7:0>       EXIDE     -       EXIDE     -       ID     -       EXIDE     -       EXIDE     -       ID     -       EXIDE     -       ID     -       ID     -       EXIDE     -       ID     -       <	Bit 14	Bit 13	13 Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
			EID	<15:8>							EID<	-2:0>				XXXX
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			SID	<10:3>					SID<2:0>			EXIDE	Ι	EID<17	:16>	, o xxxx
			EID	<15:8>							EID<	-2:0>				ог XXXX XXX
EID<7:05       EID<7:05			SID	<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17	:16>	N XXXX
SID<2:0>         C EXIDE         C EID<17:16>           EID<17:10>         EID<17:10>         EID<17:16>			EID	<15:8>							EID<	:7:0>				
EID<7:0>       SID<2:0>     -     EXIDE     -     EID       EID<7:0>     -     EID     -     EID			SID	<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17	:16>	O XXXX
SID<2:0>         -         EXIDE         -         EID<17:16>           EID<7:0>         EID<7:0>         EID			EID	<15:8>							EID<	:7:0>				XXXX
EID<7:0>			SID	<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17	:16>	T XXXX
			EID	<15:8>							EID<	<0:7:				XXXX

### DCI REGISTER MAP **TABLE 4-20:**

IABLE 4-20: DCI REGISTER MAP	-ZU: D			MAP														
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
DCICON1	0280	DCIEN	I	DCISIDF	I	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	I	1		COFSM1	COFSM0	0000 0000 0000 0000
DCICON2	0282	Ι	Ι	-	Ι	BLEN1	BLENO	Ι		COFSG<3:0>	<3:0>		1		3M	WS<3:0>		0000 0000 0000 0000
DCICON3	0284	Ι	I	I	1						BCG<11:0>	A						0000 0000 0000 0000
DCISTAT	0286	Ι	Ι	-	Ι	SLOT3	SLOT2	SLOT1	SLOTO		I		1	ROV	RFUL	TUNF	тмртү	0000 0000 0000 0000
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000 0000 0000 0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	<b>RSE10</b>	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	0000 0000 0000 0000
RXBUF0	0290							Receive B	Receive Buffer 0 Data Register	a Registe	-							0000 0000 0000 0000
RXBUF1	0292							Receive B	Receive Buffer 1 Data Register	a Registe	-							0000 0000 0000 0000
<b>RXBUF2</b>	0294							Receive B	Receive Buffer 2 Data Register	a Registe	-							0000 0000 0000 0000
<b>RXBUF3</b>	0296							Receive B	Receive Buffer 3 Data Register	a Registe	-							0000 0000 0000 0000
<b>TXBUF0</b>	0298							Transmit B	Transmit Buffer 0 Data Register	a Registe	۰۲							0000 0000 0000 0000
TXBUF1	029A							Transmit B	Transmit Buffer 1 Data Register	a Registe	ŗ							0000 0000 0000 0000
<b>TXBUF2</b>	029C							Transmit B	Transmit Buffer 2 Data Register	a Registe	۰۲							0000 0000 0000 0000
TXBUF3	029E							Transmit B	Transmit Buffer 3 Data Register	a Registe	۰۲							0000 0000 0000 0000
Legend:	— = unimp	olemented,	= unimplemented, read as '0'															

### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

	Bit 10         Bit 9         Bit 8         Bit 7         Bit 6           INT1R                         T3CKR                 T5CKR                 T5CKR                 T5CKR                  UC2RS44:0>                  U1CTSR                  U1CTSR <th>TABLE 4-21: PE</th> <th>Ц</th> <th>R.</th> <th>PHER</th> <th>SAL PI</th> <th><b>PERIPHERAL PIN SELECT INPUT</b></th> <th></th> <th><b>REGISTER MAP</b></th> <th>R MAP</th> <th></th>	TABLE 4-21: PE	Ц	R.	PHER	SAL PI	<b>PERIPHERAL PIN SELECT INPUT</b>		<b>REGISTER MAP</b>	R MAP										
1         1          INTR-4:0.          INTR-4:0. <th< th=""><th>INT1Rc4:0&gt;          T3CKR<d:0>          T3CKR<d:0>          T5CKR<d:0>          T5CKR<d:0>          IC2R<d:0>          IC2R<d:0>          IC2R          IC2R     </d:0></d:0></d:0></d:0></d:0></d:0></th><th>Addr</th><th></th><th>Bit 15</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>All Reset</th></th<>	INT1Rc4:0>          T3CKR <d:0>          T3CKR<d:0>          T5CKR<d:0>          T5CKR<d:0>          IC2R<d:0>          IC2R<d:0>          IC2R          IC2R     </d:0></d:0></d:0></d:0></d:0></d:0>	Addr		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
u         u	—     —     —     —     —       T3CKR<4:0>     —     —     —     —       T5CKR<4:0>     —     —     —     —       IC2R<4:0>     —     —     —     —       IC2R<4:0>     —     —     —     —       IC2R<4:0>     —     —     —     —       U1CTSR<4:0>     —     —     —     —       U2CTSR<4:0>     —     —     —     —       U2CTSR<4:0>     —     —     —     —       U2CTSR<4:0>     —     —     —     —       SCK1R     —     —     —     —       U2CTSR     —     —     —     —       U2CTSR     —     —     —     —       SCK1R     —     —     —     —       U2CTSR     —     —     —     —       U2CTSR     —     —     —     —       SCK1R     —     —     —     —       I     —     —     —     —       I     —     —     —     —       I     —     —     —     —       I     —     —     —     —       I     —	0680	30		I	I			INT1R<4:0>			Ι	I	Ι	I	1		I	I	1F0C
u         u	T3CKR<-4:05	90	0682	Ι	I		Ι	Ι	Ι	Ι	Ι						INT2R<4:0>			001
	T5CKR<-4:0>            IC2R<-4:0>            IC3R             U1CTSR              U1CTSR               U1CTSR                 U1CTSR	90	0686	I		I			T3CKR<4:0>			I	I				T2CKR<4:0:			1F1
$$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	IC2R<4:0>            IC3R<4:0>             U1CTSR<4:0>              U1CTSR<4:0>               U2CTSR<4:0>                SCK1R<4:0>                 SCK2R<4:0>	90	0688	Ι	I				T5CKR<4:0>								T4CKR<4:0:			1F1
	ICBR<4:0>       -	90	068E	Ι		Ι			IC2R<4:0>			Ι	Ι				IC1R<4:0>			1F1F
1         1	—     —     —     —     —       U1CTSR<4:0>     —     —     —     —       U2CTSR<4:0>     —     —     —     —       SCK1R<4:0>     —     —     —     —       SCK1R<4:0>     —     —     —     —       SCK1R<4:0>     —     —     —     —       SCK2R<4:0>     —     —     —     —	ø	0694	Ι	I	I			IC8R<4:0>			Ι	Ι	I			IC7R<4:0>			1F1
111 $11$ <	U1CTSR<4:0>       -       -       -         U2CTSR<4:0>       -       -       -       -         SCK1R<4:0>       -       -       -       -       -         SCK1R<4:0>       -       -       -       -       -       -         SCK1R       -       -       -       -       -       -       -       -         SCK2R<4:0>       - <td< td=""><td>ø</td><td>9690</td><td>I</td><td> </td><td>I</td><td>Ι</td><td>I</td><td>Ι</td><td>I</td><td>Ι</td><td>Ι</td><td>I</td><td> </td><td></td><td></td><td>OCFAR&lt;4:0:</td><td>^</td><td></td><td>001</td></td<>	ø	9690	I		I	Ι	I	Ι	I	Ι	Ι	I				OCFAR<4:0:	^		001
111 $12CTSR_{c4:0}$ 1 $12CTSR_{c4:0}$ 1 $12CTSR_{c4:0}$ 1 $12RXR_{c4:0}$ 111 $12RXR_{c4:0}$ <td>U2CTSR&lt;-4:0-</td> -       -       -         SCK1R<-4:0-	U2CTSR<-4:0-	ø	06A4	Ι		Ι			U1CTSR<4:0>	_		Ι	Ι	Ι			U1RXR<4:0:	~		1F1F
	SCK1R<-4:0>       - <td< td=""><td>õ</td><td>06A6</td><td>Ι</td><td> </td><td>Ι</td><td></td><td>_</td><td>U2CTSR&lt;4:0&gt;</td><td></td><td></td><td>Ι</td><td>Ι</td><td>Ι</td><td></td><td>_</td><td>U2RXR&lt;4:0:</td><td>~</td><td></td><td>1F1F</td></td<>	õ	06A6	Ι		Ι		_	U2CTSR<4:0>			Ι	Ι	Ι		_	U2RXR<4:0:	~		1F1F
	SCK2R<4:0>          SCK2R<4:0>          CSCKR<4:0>          CSCKR <ation< td="">          SCK2R<ation< td="">          SCK2R          SCK2R          SCK2R          SCK2R          SCK2R          SCK2R          SCK2R          SCK2R      </ation<></ation<>	ō	06A8	Ι		I			SCK1R<4:0>			Ι	I	Ι			SDI1R<4:0>			1F1F
	SCK2R<4:0>	0	06AA					Ι	I	Ι	Ι						SS1R<4:0>			001E
1         -	CSCKR<4:0>	0	06AC	I					SCK2R<4:0>			Ι	I	Ι			SDI2R<4:0>			1F1F
-         -	-         -         -         -         CSCKR<4:0>           -	0	06AE	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι			SS2R<4:0>			001F
-     -     -     -     -     -     -     -       -     -     -     -     -     -     -     -       -     -     -     -     -     -     -     -	<	0	6B0			I			CSCKR<4:0>			Ι	I	Ι			CSDIR<4:0>	•		1F1F
C1RXR<4:0>	0'. Reset values are shown in hexadecimal.	0	6B2			I	Ι	Ι	Ι	I	I			I		-	COFSR<4:0	^		001F
	= unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	õ	5B4	Ι				Ι			Ι						C1RXR<4:0:			001F

 $\ensuremath{\textcircled{}^{\odot}}$  2009 Microchip Technology Inc.

### DS70292D-page 57

 $dsPIC33FJ32GP302/304,\, dsPIC33FJ64GPX02/X04,\, AND\, dsPIC33FJ128GPX02/X04$ 

TABLE 4-22:	4-22:	PERIPI dsPIC3	PERIPHERAL PIN SI dsPIC33FJ32GP302	PIN SE 3P302	ILECT (	υτρυτ	REGIST	ER MAF	PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	PIC33F	J128GI	P202/80	2, dsPl	C33FJ6	4GP202/	802 AN	Ω	查询。
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII S Resets
<b>RPOR0</b>	0600	1					RP1R<4:0>			1					RP0R<4:0>			30000
<b>RPOR1</b>	06C2	I	I	I			RP3R<4:0>			I					RP2R<4:0>			F 0000
<b>RPOR2</b>	06C4		I	I			RP5R<4:0>	•		I					RP4R<4:0>			<u>64</u>
<b>RPOR3</b>	0606		I	I			RP7R<4:0>	•		I					RP6R<4:0>			GP
<b>RPOR4</b>	06C8	Ι	I	Ι			RP9R<4:0>	•		I		1			RP8R<4:0>			80:
<b>RPOR5</b>	06CA	Ι	Ι	Ι			RP11R<4:0>	۸		Ι		Ι			RP10R<4:0>			<b>化</b> 0000
<b>RPOR6</b>	06CC	Ι		-			RP13R<4:0>	4			-			-	RP12R<4:0>			20000
<b>RPOR7</b>	06CE		I	I			RP15R<4:0>	^		I					RP14R<4:0>			0000
Legend: ×= u TABLE 4-23:	x = uni <b>1-23:</b>	<ul> <li>x = unknown value on Reset, — = unimplemented, read as</li> <li>23: PERIPHERAL PIN SELECT OUTP dsPIC33FJ32GP304</li> </ul>	own value on Reset, — = unin PERIPHERAL PIN S dsPIC33FJ32GP304	—= unim PIN SE 3P304	ilemented,	read as '0'. I	Reset values	ER MAF	own value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dSPIC33FJ128GP204/804, dSPIC33FJ64GP204/804 AND dsPIC33FJ32GP304	ial. PIC33F	J128GI	P204/80	4, dsPl	C33FJ6	4GP204/	804 AN	Ω	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
<b>RPOR0</b>	06C0						RP1R<4:0>								RP0R<4:0>			0000
<b>RPOR1</b>	06C2			I			RP3R<4:0>	•		I		I			RP2R<4:0>			0000
<b>RPOR2</b>	06C4		I	-			RP5R<4:0>					I			RP4R<4:0>			0000

		dsPIC3	dsPIC33FJ32GP304	3P304														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>RPOR0</b>	06C0						RP1R<4:0>			I					RP0R<4:0>			0000
<b>RPOR1</b>	06C2	-		-			RP3R<4:0>			I		Ι		-	RP2R<4:0>			0000
<b>RPOR2</b>	06C4	-		-			RP5R<4:0>			I	-			-	RP4R<4:0>			0000
<b>RPOR3</b>	0606	—		—			RP7R<4:0>			I	-	Ι		-	RP6R<4:0>			0000
<b>RPOR4</b>	06C8	-		-			RP9R<4:0>			I		I		-	RP8R<4:0>			0000
<b>RPOR5</b>	06CA	-		-			RP11R<4:0>			I	-			ц	RP10R<4:0>			0000
<b>RPOR6</b>	06CC	—		—			RP13R<4:0>			I	-	Ι		ц	RP12R<4:0>			0000
<b>RPOR7</b>	06CE	-		-			RP15R<4:0>			I	-			ц	RP14R<4:0>			0000
<b>RPOR8</b>	06D0						RP17R<4:0>			I	I	I		Я	RP16R<4:0>			0000
<b>RPOR9</b>	06D2	Ι		I			RP19R<4:0>			Ι	Ι			Я	RP18R<4:0>			0000
<b>RPOR10</b>	06D4			-			RP21R<4:0>	~		I				ц	RP20R<4:0>			0000
RPOR11	06D6		I				RP23R<4:0>							R	RP22R<4:0>			0000
<b>RPOR12</b>	06D8		Ι				RP25R<4:0>	~		I		I		Ч	RP24R<4:0>			0000
Legend:	x = unk	nown value	on Reset,	— = unimp	lemented, r	read as '0'. F	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	are shown ir	hexadecim.	аІ.								

0000 0000

OBOE

OB1E

OB2E

OB3E

I

OBUF

OBE

IB0F

IB1F

IB2F

T

L I

T T

PTEN14

I

060A 060C

**PMPDIN2** 

PMAEN

PTEN<10:0> T

Parallel Port Data In Register 2 (Buffers 2 and 3)

<u>查询dsPI</u>	All CS		4 <u>(</u> 0000	P60000	020000	供000	000		0000	0000		All Recete	+	0000	0000	0000	0000	0000
	Bit 0	RDSP	WAITE<1:0>						PTEN<1:0>	OBOE		Bit 0	RDSP	WAITE<1:0>				
302 ANE	Bit 1	WRSP	WAIT						PTEN	OB1E	304 AND	Bit 1	WRSP	WAIT				
3P202/8	Bit 2	BEP								OB2E	3P204/8	Bit 2	BEP					
33FJ640	Bit 3	CS1P	WAITM<3:0>							OB3E	3FJ640	Bit 3	CS1P	WAITM<3:0>				
dsPIC3	Bit 4	I	WAITIN						I		dsPIC3	Bit 4	I	WAITN				
02/802,	Bit 5	ALP							I		04/804,	Bit 5	ALP					
128GP2	Bit 6	CSF0	WAITB<1:0>	13:0>	ers 0 and 1)	ers 2 and 3)	ers 0 and 1)	srs 2 and 3)	I	OBUF	128GP2	Bit 6	CSF0	WAITB<1:0>	13:0>	ers 0 and 1)	ers 2 and 3)	ers 0 and 1)
IC33FJ	Bit 7	CSF1	WAITE	ADDR<13:0>	jister 1 (Buff	jister 2 (Buff	ster 1 (Buffe	ster 2 (Buffe	I	OBE	IC33FJ	Bit 7	CSF1	WAITE	ADDR<13:0>	jister 1 (Buff	jister 2 (Buff	ster 1 (Buffe
OR dsF	Bit 8	PTRDEN	MODE<1:0>		Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	Parallel Port Data In Register 1 (Buffers 0 and 1)	Parallel Port Data In Register 2 (Buffers 2 and 3)		IB0F	OR dsF	Bit 8	PTRDEN	MODE<1:0>		Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	Parallel Port Data In Register 1 (Buffers 0 and 1)
MAPF	Bit 9	PTWREN	MODE		arallel Port D	arallel Port D	arallel Port	arallel Port	I	IB1F	MAP F	Bit 9	PTWREN	MODE		arallel Port D	arallel Port D	arallel Port
GISTER	Bit 10	PTBEEN	MODE16		ġ.	ġ.	Ľ		I	IB2F	scimal. GISTER	Bit 10	PTBEEN	MODE16		đ	ď	
ORT RE	Bit 11	X<1:0>	<1:0>						I	IB3F	in in hexade ORT RE	Bit 11	X<1:0>	<1:0>				
PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	Bit 12	ADRMUX<1:0>	INCM<1:0						I	I	<ul> <li> </li></ul>	Bit 12	ADRMUX<1:0>	INCM<1:0>				
STER/S P302	Bit 13	PSIDL	<1:0>						I	I	. Reset values STER/S	Bit 13	PSIDL	<1:0>				
LEL MA 3FJ32GI	Bit 14	I	IRQM<1:0>	CS1					PTEN14	IBOV	, read as 'o' LEL MA	Bit 14	I	IRQM<1:0>	CS1			
PARALLEL MASTEI dsPIC33FJ32GP302	Bit 15	PMPEN	YSUB	ADDR15						IBF	plemented, read as '0'. Reset PARALLEL MASTE	Bit 15	PMPEN	BUSY	ADDR15			
	Addr	0090	0602	1000	1000	0606	0608	060A	060C	060E	unir	Addr	0600	0602	1000	0004	0606	0608
TABLE 4-24:	File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1	PMPDIN2	PMAEN	PMSTAT	Legend: —= TABLE 4-25:	File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. IB3F IBOV ШВF 060E Legend: PMSTAT

TABLE 4-26: REAL-TIME CLOCK AND CALENDA	REAL-TIME CL		- 1	OCK AI	ND CAL	R,	REGIS.	REGISTER MAP	д_		-	-						<u>查讵</u>
Addr         Bit 15         Bit 14         Bit 13         Bit 12	Bit 15 Bit 14 Bit 13	Bit 13		Bit 12		Bit 11	Bit 10	Bit 9		Bit 8 Bi	Bit 7 Bit	Bit 6 Bit	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0620							4	Alarm Value Register Window based on APTR<1:0>	tegister Wine	dow based o	n APTR<1:(	<0						XXXXX
0622 ALRMEN CHIME AMASK<3:0>	CHIME	CHIME	AMASK<	AMASK<	SK⊲	:3:0>		ALF	ALRMPTR<1:0>	_			AF	ARPT<7:-0>				000
0624							RT	RTCC Value Register Window based on RTCPTR<1:0>	egister Windo	ow based on	RTCPTR<1	1:0>						Fxxxx
0626 RTCEN - RTCWREN RTCSYNC HALF	RTCEN —	RTCWREN RTCSYNC HA	RTCWREN RTCSYNC HA	N RTCSYNC HA	C H⁄	VLFSEC	C RTCOE		RTCPTR<1:0>				С	CAL<7:0>				<mark>6</mark> 40000
$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'.	nown value on Reset, — = unimplemented, read as $'0'$	on Reset, — = unimplemented, read as $'0'$	<ul> <li>– unimplemented, read as '0'</li> </ul>	mented, read as '0'	o' ad as '0'		set values	Reset values are shown in hexadecimal	n hexadecin	nal.								GP8
TABLE 4-27: CRC REGISTER MAP	CRC REGISTER MAP	EGISTER MAP	RAP															02(
Addr         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11	Bit 14 Bit 13 Bit 12	Bit 13 Bit 12	Bit 12		Bit 1	Ξ	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
0640 - CSIDL	- CSIDL	- CSIDL	CSIDL			15	WORD<4:0>	^		CRCFUL	CRCMPT	I	CRCGO		PLEN	PLEN<3:0>		000
0642									X<15:0>	<0:0								0000
0644						l		0	CRC Data In	CRC Data Input Register								0000
0646									<b>CRC Result Register</b>	lt Register								0000
= unimplemented, read as '0'. Reset values are shown in hexadecimal	mplemented, read as '0'. Reset values are shown in hexadec	d, read as '0'. Reset values are shown in hexadec	. Reset values are shown in hexadec	lues are shown in hexadec	wn in hexadec	lec	imal.											
TABLE 4-28: DUAL COMPARATOR REGISTER MAP	_	_	_	_	_	0												
Addr         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         E	Bit 14 Bit 13 Bit 12 Bit 11	Bit 13 Bit 12 Bit 11	Bit 12 Bit 11	Bit 11			Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0630 CMIDL - C2EVT C1EVT C2EN	- C2EVT C1EVT	C1EVT	C1EVT		C2EN		C1EN 0	C2OUTEN	C10UTEN	CZOUT	CIOUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
0632										CVREN	CVROE	CVRR	CVRSS		CVR<3:0>	<3:0>		0000
Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal TABLE 4-29: PORTA REGISTER MAP FOR dsPIC33FJ12	mplemented, read as '0'. Reset values are shown in hexa PORTA REGISTER MAP FOR dsPIC3	d, read as '0'. Reset values are shown in hexa REGISTER MAP FOR dsPIC3	'. Reset values are shown in hexa IER MAP FOR dsPIC3	Lues are shown in hexa P FOR dSPIC3	own in hexa	<u>ຼ</u> ຕ	lecimal. FJ1286	3P202/80	02, dsPI	IC33FJ6	4GP202	2/802 A	xadecimal. :33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	C33FJ3	2GP302			
Addr         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11	Bit 14 Bit 13 Bit 12 Bit 11	Bit 13 Bit 12 Bit 11	Bit 12 Bit 11	Bit 11	Bit 11	L	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
02C0	1				Ι	-		Ι		I	1	1	TRISA4	<b>TRISA3</b>	TRISA2	TRISA1	TRISA0	36L0
02C2					Ι	$\vdash$		1	1	1		1	RA4	RA3	RA2	RA1	RA0	XXXX
02C4								Ι	Ι	Ι	1	1	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
02C6					Ι		Ι	Ι	I	Ι	I	I	Ι	Ι	Ι	Ι	Ι	0000
						l												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

查询ds	PIÇ	33F	<u>J</u> 6	4G	P8	02供	<u>N</u>	商 <sub>s</sub>	Г <b>т</b> .	v	v	_			ß	[*:	2	2	
	All Reset	1670	XXXX	XXXX	0000			All	무단단	XXXX	XXXX	0000			All Resets	03FF	XXXX	XXXX	0000
	Bit 0	<b>TRISAO</b>	RA0	LATA0	Ι			Bit 0	TRISB0	08A	<b>LATBO</b>	—			Bit 0	TRISCO	RC0	LATC0	I
4	Bit 1	TRISA1	RA1	LATA1	Ι			Bit 1	TRISB1	RB1	LATB1	Ι		4	Bit 1	TRISC1	RC1	LATC1	I
2GP30	Bit 2	TRISA2	RA2	LATA2	Ι			Bit 2	TRISB2	287	LATB2	-		3GP30	Bit 2	TRISC2	RC2	LATC2	I
IC33FJ3	Bit 3	TRISA3	RA3	LATA3	Ι			Bit 3	TRISB3	RB3	LATB3	-		IC33FJ3	Bit 3	TRISC3	RC3	LATC3	ODCC3
ND dsP	Bit 4	TRISA4	RA4	LATA4	Ι			Bit 4	TRISB4	RB4	LATB4	Ι		ND dsP	Bit 4	TRISC4	RC4	LATC4	ODCC4
IC33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GP304	Bit 5	1	I					Bit 5	TRISB5	RB5	LATB5	ODCB5		ilC33FJ128GP204/804, dsPlC33FJ64GP204/804 AND dsPlC33FJ32GP304	Bit 5	TRISC5	RC5	LATC5	ODCC5
64GP20	Bit 6	I	1	Ι	Ι			Bit 6	<b>TRISB6</b>	RB6	LATB6	<b>ODCB6</b>		64GP20	Bit 6	TRISC6	RC6	LATC6	ODCC6
IC33FJ	Bit 7	TRISA7	RA7	LATA7	ODCA7	nal.		Bit 7	TRISB7	RB7	LATB7	ODCB7	nal.	IC33FJ	Bit 7	TRISC7	RC7	LATC7	ODCC7
04, dsP	Bit 8	TRISA8	RA8	LATA8	ODCA8	n hexadeci		Bit 8	TRISB8	RB8	LATB8	ODCB8	n hexadecii	04, dsP	Bit 8	TRISC8	RC8	LATC8	ODCC8
P204/8	Bit 9	TRISA9	RA9	LATA9	ODCA9	are shown ii		Bit 9	TRISB9	RB9	LATB9	ODCB9	are shown ii	3P204/8	Bit 9	TRISC9	RC9	LATC9	ODCC9
3FJ128G	Bit 10	TRISA10	RA10	LATA10	ODCA10	'0'. Reset values are shown in hexadecimal.		Bit 10	TRISB10	RB10	LATB10	ODCB10	'0'. Reset values are shown in hexadecimal.	3FJ128G	Bit 10	1	Ι	Ι	I
dsPIC33	Bit 11	I	I	Ι	Ι			Bit 11	TRISB11	RB11	LATB11	ODCB11		dsPIC33	Bit 11	I	Ι	Ι	I
P FOR	Bit 12	I	1	-	-	= unimplemented, read as	٩.	Bit 12	TRISB12	RB12	LATB12	Ι	= unimplemented, read as	P FOR	Bit 12	I	Ι	Ι	
PORTA REGISTER MAP FOR dsP	Bit 13	I	I	Ι	Ι	- = unimple	PORTB REGISTER MAP	Bit 13	TRISB13	RB13	LATB13	Ι	– = unimple	PORTC REGISTER MAP FOR dsP	Bit 13	I			I
REGIS	Bit 14	I	I			on Reset, -	REGIS	Bit 14	TRISB14	RB14	LATB14	Ι	on Reset, -	REGIS	Bit 14	I	Ι	Ι	I
PORTA	Bit 15	I	I	Ι	Ι	x = unknown value on Reset, —	PORTB	Bit 15	TRISB15	RB15	LATB15	Ι	x = unknown value on Reset, —	PORTC	Bit 15	I	Ι	Ι	
	Addr	02C0	02C2	02C4	02C6	x = unkr	31:	Addr	02C8	02CA	02CC	02CE	x = unkr		Addr	02D0	02D2	02D4	02D6
TABLE 4-30:	File Name	TRISA	PORTA	LATA	ODCA	Legend:	TABLE 4-31:	File Name	TRISB	PORTB	LATB	ODCB	Legend:	TABLE 4-32:	File Name	TRISC	PORTC	LATC	ODCC
_																			

02D4              LATC9         LATC8         LATC7         LATC6         L           C         02D6              00003         00003         00003         000005         0           nd:         x = unknown value on Reset,= unimplemented, read as '0'. Reset values are shown in hexadecimal.         000003         0         00003         0													
02D6         -         -         -         -         0DCC9         0DCC7         0DCC6           d:         x = unknown value on Reset, -= unimplemented, read as '0'. Reset values are shown in hexadecimal.         0DCC6         0DCC7         0DCC6	LATC	02D4							LATC9	LATC8	LATC7	LATC6	LATC5
02D6         -         -         -         -         -         00003         000003         00003         000003													
x = unknown value on Reset, = unimplemented, read as '0'. Reset values are shown in hexadecim	ODCC	02D6						Ι	6DCC9	ODCC8	ODCC7	ODCC6	ODCC5
${ m x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecim:													
	Legend:	x = unk	nown value	on Reset, -	imple	emented, re-	ad as '0'. R	eset values	are shown i	in hexadeci	mal.		

Preliminary

N	c)		
111	ne		

© 2009 Microchip Technology Inc.

### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

<u>查</u> 证	5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets	EN WDTO SLEEP IDLE BOR POR XXXXI	- CF - LPOSCEN OSWEN	PLLPRE<4:0> 3040	PLLDIV<8:0>	TUN<5:0>		供应商	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Resets	IW_BSR IR_BSR RL_BSR 0000	IW_SSR IR_SSR RL_SSR 0000		5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Resets	- NVMOP<3:0> 0000	NVMKEY <7:0> 0000		Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         All	SPI2MD SPI1MD - C1MD AD1MD 0000	
-	Bit 5	SWDTEN	K LOCK						Bit 5	Ι	Ι		Bit 5	   			Bit 5	U1MD	
-	Bit 6	SWR	K IOLOCK	PLLPOST<1:0>					Bit 6	Ι	Ι		Bit 6	ERASE			Bit 6	U2MD	
-	Bit 7	EXTR	CLKLOCK	PLLP			ASRCSEL	cimal.	Bit 7		I	cimal.	Bit 7			cimal.	Bit 7	I2C1MD	
	Bit 8	VREGS	_	0>		I	2:0>	. Reset values are shown in hexadecimal figuration bits and by type of Reset.	Bit 8			. Reset values are shown in hexadecimal ash memory.	Bit 8			. Reset values are shown in hexadecimal	Bit 8	DCIMD	
	Bit 9	CM	NOSC<2:0>	FRCDIV<2:0>	1		APSTSCLR<2:0>	are showr and by type	Bit 9		1	are showr	Bit 9		Ι	are showr	Bit 9		
-	Bit 10				I	I	AF	sset values ration bits a	Bit 10			eset values n memory.	Bit 10		Ι	sset values	Bit 10		
RAP	Bit 11	I	Ι	DOZEN	Ι	I	0<1:0>		Bit 11		1	d as '0'. Re J 32K Flash	Bit 11		Ι	d as '0'. Re	Bit 11 E	T1MD	
GISTE	Bit 12	I			I	I	AOSCMD<1:0>	nented, rea type of Res on the FOS <b>MAP<sup>(1)</sup></b>			1	nented, rea K RAM anc	Bit 12		I	nented, rea	Bit 12 I	T2MD	
SYSTEM CONTROL REGISTER MA	Bit 13		COSC<2:0>	DOZE<2:0>			SELACLK	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadt RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset. 34: SECURITY REGISTER MAP <sup>(1)</sup>	Bit 13		Ι	x = unknown value on Reset, — = unimplemented, read as '0'. Reset value: This register is not present in devices with 4K RAM and 32K Flash memory. 35: NVM REGISTER MAP	Bit 13	WRERR	1	x = unknown value on Reset, — = unimplemented, read as '0 36: PMD REGISTER MAP	Bit 13 I	T3MD	
CONT	Bit 14 Bi	IOPUWR	ö	Ď			- SEL	n Reset, — : values der :set values <b>FY REG</b>	Bit 14		1	own value on Reset, — = unimpl ster is not present in devices with NVM REGISTER MAP	Bit 14	WREN	Ι	own value on Reset, —= unimpl PMD REGISTER MAP	Bit 14	T4MD	
YSTEM	Bit 15 Bi	TRAPR IOP		ROI				wn value or ister Reset register Re ECURI	Bit 15		1	wn value or er is not pr. <b>VM RE</b>	Bit 15	WR	1	MD REV	Bit 15	T5MD	
F	Addr Bi	0740 TR	0742	0744 F	0746	0748	074A ·	x = unknov RCON regi DSCCON i	Addr E	0750	0752	x = unknov This registu 35: N	Addr	0760	0766	x = unknov	Addr	. 0220	1 0220
<b>TABLE 4-33</b> :	File Name	RCON	OSCCON (	CLKDIV (	PLLFBD (	OSCTUN (	ACLKCON	Legend: x=L Note 1: RCC 2: OSC 7ABLE 4-34:	File Name	BSRAM (	SSRAM 0	Legend: x= L Note 1: This TABLE 4-35:	File Name	NVMCON	NVMKEY	Legend: x = 1 TABLE 4-36:	File Name	PMD1	

DS70292D-page 62

### 查询dartic331590月CWARELSTACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





### 4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

### 4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-37 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

### 4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

### 4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

### TABLE 1418763F FUNDAMENTAE ADDRESSING MODES SUPPORTED

### 4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

### 4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s avai	lable only	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

### 4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

### 查询44PIC3996449FAdd使变的的

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

### 4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear). The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

### 4.4.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

### FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



© 2009 Microchip Technology Inc.

### 查码dsPIMODUL@A0DR棋SS商G APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

### 4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

### 4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.


Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

### 查询FUGDRE3478164GP8(BMTRF)在RSED ADDRESS EXAMPLE



### TABLE 4-38: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	ss			Bit-Rev	ersed Ac	Idress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

### 查询dsHinterflacingIProod中面离d Data Memory Spaces

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

### 4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-39 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

### TABLE 4-39: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxx	x xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XX	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	xxx xxxx	XXXX X	xxx xxxx xxxx	
Program Space Visibility	User	0	PSVPAG<7	:0>	Data EA<14:	0>(1)
(Block Remap/Read)		0	XXXX XXXX	2	xxx xxxx xxxx	xxxx

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





### 查錄出SPI ONTA ACCESS 供应随PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
  - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
  - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
  - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



### FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

### 查询後路IC33 READING 2 ATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.


Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.



### FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

查句ESPIC33FJ64GP802供应商

#### 查询到PIC步兵SHPBRQGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 5. Flash Programming" (DS70191) of the "dsPIC33F/ PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows any of the following devices, dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04, to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


#### 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





#### 查泊dsIRTSIFOperation供应商

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 30-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

#### 5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 30-12).

#### EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \text{ MHz} \times (FRC \text{ Accuracy})\% \times (FRC \text{ Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm 5\%$ . If the TUN<5:0> bits (see Register 9-4) are set to `bllllll, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

#### 5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0	
WR	WREN	WRERR	_	_	—	—	_	
bit 15							bit	
U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0(1)	
_	ERASE	_			NVMOF	P<3:0> <sup>(2)</sup>		
bit 7							bit	
Legend:		SO = Settable	e only bit					
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own	
bit 15	cleared by	Flash memory hardware once	operation	or erase operation is complete olete and inactive	-	on is self-timed	and the bit	
bit 14	WREN: Write I 1 = Enable Fla	-	ise operat	ions				
bit 13	WRERR: Write	e Sequence Erro	or Flag bit					
	automatic	ally on any set a	ttempt of	ence attempt or the WR bit) npleted normally		s occurred (bit is	s set	
bit 12-7	Unimplement	ed: Read as '0'						
bit 6	ERASE: Erase/Program Enable bit							
				ed by NVMOP<3 cified by NVMOF			nd	
bit 5-4	Unimplement	ed: Read as '0'						
bit 3-0	NVMOP<3:0>	NVM Operation	n Select bi	ts <sup>(2)</sup>				
	1110 = Reserv 1101 = Erase 1100 = Erase 1011 = Reserv 0011 = No ope 0010 = Memor 0001 = No ope	General Segme Secure Segmer ved eration ry page erase of	nt ht peration	ister byte				
	If ERASE = 0:           1111 = No ope           1110 = Reserv           1101 = No ope           100 = No ope           1011 = Reserv           0011 = Reserv           0011 = No ope           0010 = No ope	ved eration eration ved ry word program	operatior	1				

## 查询REGISTER 1616P8 (NVM 00) FLASH MEMORY CONTROL REGISTER

#### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

#### 查询dsPIC33FJ64GP802供应商 **REGISTER 5-2:** NVMKEY: NONVOLATILE MEMORY KEY REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 \_\_\_\_ \_\_\_\_ — \_ \_ \_\_\_\_ — \_ bit 15 bit 8 W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0 NVMKEY<7:0> bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

#### 查询我担C33PROGRAMM地后者LGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to <sup>(0010</sup> to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 0x55 to NVMKEY.
  - d) Write 0xAA to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

#### EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

#### TAMPLE 5-27: J640 CADING THE WRITE BUFFERS

-					
	; Set 1	up NVMCO	N for row programming opera	ati	ions
		MOV	#0x4001, W0	;	;
		MOV	W0, NVMCON	;	; Initialize NVMCON
	; Set 1	up a poi	nter to the first program m	nen	emory location to be written
	; prog	ram memo	ry selected, and writes ena	ab]	bled
		MOV	#0x0000, W0	;	;
		MOV	W0, TBLPAG	;	; Initialize PM Page Boundary SFR
		MOV	#0x6000, W0	;	; An example program memory address
	; Perfe	orm the	TBLWT instructions to write	e t	the latches
	; 0th_]	program_	word		
		MOV	#LOW_WORD_0, W2	;	;
		MOV	#HIGH_BYTE_0, W3	;	i
		TBLWTL	W2, [W0]	;	; Write PM low word into program latch
		TBLWTH	W3, [W0++]	;	; Write PM high byte into program latch
	; 1st_]	program_	word		
		MOV	#LOW_WORD_1, W2	;	i
			#HIGH_BYTE_1, W3	;	i
			W2, [W0]		; Write PM low word into program latch
			W3, [W0++]	;	; Write PM high byte into program latch
	; 2nd_	_program	—		
		MOV		;	;
		MOV		;	;
			W2, [W0]		; Write PM low word into program latch
		TBLWTH	W3, [W0++]	;	; Write PM high byte into program latch
		•			
		•			
		•			
	; 63rd	_program			
		MOV		;	i
		MOV	#HIGH_BYTE_31, W3	;	;
			W2, [W0]		; Write PM low word into program latch
		TBLWTH	W3, [W0++]	;	; Write PM high byte into program latch

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

#### 查询610PIC3RESETS802供应商

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 8. Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset

- IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
  - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

#### FIGURE 6-1: **RESET SYSTEM BLOCK DIAGRAM** RESET Instruction Glitch Filter WDT Module Sleep or Idle BOR Internal SYSRST Regulator Vnn POR VDD Rise Detect **Trap Conflict** Illegal Opcode Uninitialized W Register **Configuration Mismatch**

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR		—	—		СМ	VREGS
oit 15							bit
DAMA	DAVA	DAMA	DAMO	DAMA	D M A	<b>D</b> 444 4	<b>D</b> 44/4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
oit 7							bit
_egend:							
R = Readable	e bit	W = Writable k	bit	U = Unimplen	nented bit, read	as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 15	TRAPR: Trap	Reset Flag bit					
	=	onflict Reset has	s occurred				
	0 = A Trap Co	onflict Reset has	s not occurre	d			
oit 14	IOPUWR: Ille	gal Opcode or I	Jninitialized	W Access Rese	et Flag bit		
		l opcode detec		gal address mo	ode or uninitiali	zed W registe	er used as
		Pointer caused l opcode or unir		eset has not or	curred		
oit 13-10	-	ted: Read as '0			Jourieu		
oit 9	-	ation Mismatch					
Dit 9	•	ration mismatch	•	occurred.			
		ration mismatch					
bit 8	VREGS: Volta	age Regulator S	Standby Durin	ng Sleep bit			
		egulator is activ egulator goes ir			ер		
bit 7	EXTR: Extern	nal Reset ( <mark>MCLI</mark>	R) Pin bit				
		Clear (pin) Res Clear (pin) Res					
bit 6		re Reset (Instru					
	1 = A reset	instruction has instruction has	been execute	ed			
bit 5	SWDTEN: So	oftware Enable/I	Disable of WI	DT bit <sup>(2)</sup>			
	1 = WDT is e	nabled					
	0 = WDT is di	isabled					
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	t			
		out has occurr					
		e-out has not oc					
bit 3		e-up from Sleep	-				
		as been in Sleep as not been in S					
oit 2	IDLE: Wake-u	up from Idle Fla	g bit				
		as in Idle mode as not in Idle mo	ode				
	Il of the Reset st		set or cleare	ed in software. S	Setting one of th	ese bits in soft	ware does r

#### 查询dsPIC33FJ64GP802供应商 REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

## 查询**REGISTER** 64GP8(RCONTROL REGISTER<sup>(1)</sup> (CONTINUED)

- bit 1
   BOR: Brown-out Reset Flag bit

   1 = A Brown-out Reset has occurred

   0 = A Brown-out Reset has not occurred

   bit 0
   POR: Power-on Reset Flag bit

   1 = A Power-on Reset has occurred

   0 = A Power-on Reset has not occurred
  - Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
    - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

#### 查询dsHSystem 6Reset02供应商

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.

1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.

- 2. **BOR Reset:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures that the voltage regulator output becomes stable.
- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
- When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
- The Fail-safe clock monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay					
FRC, FRCDIV16, FRCDIVN	Toscd	_	_	Toscd					
FRCPLL	Toscd	—	— Тьоск						
ХТ	Toscd	Tost	—	TOSCD + TOST					
HS	Toscd	Tost	—	TOSCD + TOST					
EC	—	—	—	—					
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK					
HSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK					
ECPLL	—	—	TLOCK	TLOCK					
SOSC	Toscd	Tost	—	TOSCD + TOST					
LPRC	Toscd								


#### TABLE 6-1:OSCILLATOR DELAY

**Note 1:** ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

**2:** TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

#### 查询FIGURE % 2:64GP8( SYSTEM RESET TIMING



© 2009 Microchip Technology Inc.

Symbol	Parameter	Value	
VPOR	POR threshold	1.8V nominal	
TPOR POR extension time		30 μs maximum	
VBOR	BOR threshold	2.5V nominal	
TBOR	BOR extension time	100 $\mu$ s maximum	
TPWRT	Programmable power-up time delay	0-128 ms nominal	
Тғасм	Fail-Safe Clock Monitor Delay	900 μs maximum	

#### TABLE 612:33F 165 CILLOR HOR DELAY

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

#### 6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 30.0 "Electrical Characteristics"** for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

#### 6.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.


The BOR status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 27.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point





#### 6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse-width will generate a Reset. Refer to **Section 30.0** "**Electrical Characteristics**" for minimum pulse-width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

#### 6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

#### 6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

#### 6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

#### 6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 27.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

#### 6.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

#### 查询ds HC 6h figuration M 抹 match Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control (RCON<9>) register is set to indicate the configuration mismatch Reset. Refer to **Section 11.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

#### 6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

**TABLE 6-3**:

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

#### 6.8.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

**RESET FLAG BIT OPERATION** 

each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

#### 6.8.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

#### 6.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 27.8 "Code Protection and CodeGuard<sup>™</sup> Security" for more information on Security Reset.

#### 6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR,BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR,BOR
CM (RCON<9>)	Configuration Mismatch	POR,BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR,BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR,BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR,BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

**Note:** All Reset flag bits can be set or cleared by user software.

#### 查询709PIC3NTERRUPTCONTROLLER

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304, of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 32. Interrupts (Part III)" (DS70214) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

#### 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address. dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

#### 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# 

	Reset – GOTO Instruction Reset – GOTO Address Reserved Oscillator Fail Trap Vector Address Error Trap Vector	0x000000 0x000002 0x000004	
	Reserved Oscillator Fail Trap Vector		
	Oscillator Fail Trap Vector	0x000004	
	Address Error Trap Vector		
	Address Endi hap vector	_	
		4	
	Stack Error Trap Vector Math Error Trap Vector	-	
	DMA Error Trap Vector	-	
	Reserved	-	
	Reserved	-	
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1	0,000011	
	~	1	
	~	1	
	~	1	
	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007E	Interrupt Vector Table (IVT) <sup>(1)</sup>
lity	Interrupt Vector 54	0x000080	
rior	~	1	
Ē	~	1	
Decreasing Natural Order Priority	~	]	
ō	Interrupt Vector 116	0x0000FC	
Iral	Interrupt Vector 117	0x0000FE	
latu	Reserved	0x000100	
∠ b	Reserved	0x000102	
sin	Reserved		
rea	Oscillator Fail Trap Vector		
eci	Address Error Trap Vector	_	
	Stack Error Trap Vector	_	
	Math Error Trap Vector	_	
	DMA Error Trap Vector		
	Reserved	_	
	Reserved	0x000114	
	Interrupt Vector 0 Interrupt Vector 1	0x000114	
		-	
	~	4	
	~	1	Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~	1	
	~	1	
	~	]	
	Interrupt Vector 116	]	
↓ I	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	
Note 1: See	Table 7-1 for the list of impleme	ented interrupt v	ectors.

## 查询ABLE33FJ640NTERATE

Vector Number	IVT Address	AIVT Address	Interrupt Source	
0	0x000004	0x000104	Reserved	
1	0x000006	0x000106	Oscillator Failure	
2	0x000008	0x000108	Address Error	
3	0x00000A	0x00010A	Stack Error	
4	0x00000C	0x00010C	Math Error	
5	0x00000E	0x00010E	DMA Error	
6	0x000010	0x000110	Reserved	
7	0x000012	0x000112	Reserved	
8	0x000014	0x000114	INT0 – External Interrupt 0	
9	0x000016	0x000116	IC1 – Input Compare 1	
10	0x000018	0x000118	OC1 – Output Compare 1	
11	0x00001A	0x00011A	T1 – Timer1	
12	0x00001C	0x00011C	DMA0 – DMA Channel 0	
13	0x00001E	0x00011E	IC2 – Input Capture 2	
14	0x000020	0x000120	OC2 – Output Compare 2	
15	0x000022	0x000122	T2 – Timer2	
16	0x000024	0x000124	T3 – Timer3	
17	0x000026	0x000126	SPI1E – SPI1 Error	
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done	
19	0x00002A	0x00012A	U1RX – UART1 Receiver	
20	0x00002C	0x00012C	U1TX – UART1 Transmitter	
21	0x00002E	0x00012E	ADC1 – ADC 1	
22	0x000030	0x000130	DMA1 – DMA Channel 1	
23	0x000032	0x000132	Reserved	
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events	
25	0x000036	0x000136	MI2C1 – I2C1 Master Events	
26	0x000038	0x000138	CM – Comparator Interrupt	
27	0x00003A	0x00013A	CN – Change Notification Interrupt	
28	0x00003C	0x00013C	INT1 – External Interrupt 1	
29	0x00003E	0x00013E	Reserved	
30	0x000040	0x000140	IC7 – Input Capture 7	
31	0x000042	0x000142	IC8 – Input Capture 8	
32	0x000044	0x000144	DMA2 – DMA Channel 2	
33	0x000046	0x000146	OC3 – Output Compare 3	
34	0x000048	0x000148	OC4 – Output Compare 4	
35	0x00004A	0x00014A	T4 – Timer4	
36	0x00004C	0x00014C	T5 – Timer5	
37	0x00004E	0x00014E	INT2 – External Interrupt 2	
38	0x000050	0x000150	U2RX – UART2 Receiver	
39	0x000052	0x000152	U2TX – UART2 Transmitter	
40	0x000054	0x000154	SPI2E – SPI2 Error	
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done	
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready	
43	0x00005A	0x00015A	C1 – ECAN1 Event	
44	0x00005C	0x00015C	DMA3 – DMA Channel 3	
45	0x00005E	0x00015E	Reserved	
46	0x000060	0x000160	Reserved	

© 2009 Microchip Technology Inc.

Vector Number	IVT Address	AIVT Address	Interrupt Source
47	0x000062	0x000162	Reserved
48	0x000064	0x000164	Reserved
49	0x000066	0x000166	Reserved
50	0x000068	0x000168	Reserved
51	0x00006A	0x00016A	Reserved
52	0x00006C	0x00016C	Reserved
53	0x00006E	0x00016E	PMP – Parallel Master Port
54	0x000070	0x000170	DMA – DMA Channel 4
55	0x000072	0x000172	Reserved
56	0x000074	0x000174	Reserved
57	0x000076	0x000176	Reserved
58	0x000078	0x000178	Reserved
59	0x00007A	0x00017A	Reserved
60	0x00007C	0x00017C	Reserved
61	0x00007E	0x00017E	Reserved
62	0x000080	0x000180	Reserved
63	0x000082	0x000182	Reserved
64	0x000084	0x000184	Reserved
65	0x000086	0x000186	Reserved
66	0x000088	0x000188	Reserved
67	0x00008A	0x00018A	DCIE – DCI Error
68	0x00008C	0x00018C	DCI – DCI Transfer Done
69	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	0x000090	0x000190	RTCC – Real Time Clock
71	0x000092	0x000192	Reserved
72	0x000094	0x000194	Reserved
73	0x000096	0x000196	U1E – UART1 Error
74	0x000098	0x000198	U2E – UART2 Error
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt
76	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request
79	0x0000A2	0x0001A2	Reserved
80	0x0000A4	0x0001A4	Reserved
81	0x0000A6	0x0001A6	Reserved
82	0x0000A8	0x0001A8	Reserved
83	0x0000AA	0x0001AA	Reserved
84	0x0000AC	0x0001AC	Reserved
85	0x0000AE	0x0001AE	Reserved
86	0x0000B0	0x0001B0	DAC1R – DAC1 Right Data Request
87	0x0000B2	0x0001B2	DAC1L – DAC1 Left Data Request
88-126	0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved

#### TORS (CONTINUED)

#### 查询7d3PIC30tegrupt级2011110/2011 Status Registers

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

#### 7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

#### 7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

#### 7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

#### 7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

#### 7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

#### 7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-31 in the following pages.

REGISTER 32	F.J64(SR0C		REGISTER	(1)				
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15			·	·			bit 8	
DAMO		DAMO	<b>D</b> 0	DAMO	DAM 0	DAMO	D/W/ O	
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	IPL<2:0> <sup>(2,3)</sup>		RA	N	OV	Z	C	
bit 7							bit 0	
Legend:								
C = Clear only bit R = Readable bit		e bit	U = Unimplemented bit, read as '0'					
S = Set only bit W = Writable bit		-n = Value at POR						
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup>	
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled	
	110 = CPU Interrupt Priority Level is 6 (14)	
	101 = CPU Interrupt Priority Level is 5 (13)	
	100 = CPU Interrupt Priority Level is 4 (12)	
	011 = CPU Interrupt Priority Level is 3 (11)	

- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- Note 1: For complete register details, see Register 3-1: "SR: CPU Status Register".
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

### 查询REGISTER 162GP8 CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0	
—	—	US	EDT		DL<2:0>		
bit 15						bit 8	
				<b>D</b> 444 a		-	
R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	
SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF	
bit 7						bit 0	
	C = Clear only	y bit					
R = Readable bit W = Writable bit		bit	-n = Value at POR '1' = Bit is set				
0' = Bit is cleared 'x = Bit is unknown			U = Unimplemented bit, read as '0'				
	R/W-0 SATB	R/W-0 R/W-1 SATB SATDW C = Clear only bit W = Writable	-     -     US       R/W-0     R/W-1     R/W-0       SATB     SATDW     ACCSAT       C = Clear only bit       bit     W = Writable bit	-     US     EDT       R/W-0     R/W-1     R/W-0     R/C-0       SATB     SATDW     ACCSAT     IPL3 <sup>(2)</sup> C = Clear only bit       bit     W = Writable bit     -n = Value at	-     -     US     EDT       R/W-0     R/W-1     R/W-0     R/C-0     R/W-0       SATB     SATDW     ACCSAT     IPL3 <sup>(2)</sup> PSV       C = Clear only bit       wit     W = Writable bit     -n = Value at POR	-         -         US         EDT         DL<2:0>           R/W-0         R/W-1         R/W-0         R/C-0         R/W-0         R/W-0           SATB         SATDW         ACCSAT         IPL3 <sup>(2)</sup> PSV         RND           C = Clear only bit           wit         W = Writable bit         -n = Value at POR         '1' = Bit is set	

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3(2)

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: Core Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE			
bit 15			·	· ·			bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_			
oit 7							bit			
_egend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	NSTDIS: Inte	errupt Nesting D	isable bit							
		nesting is disab								
	0 = Interrupt	nesting is enab	led							
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit						
		caused by ove								
	-	not caused by								
bit 13	OVBERR: Accumulator B Overflow Trap Flag bit									
	<ol> <li>Trap was caused by overflow of Accumulator B</li> <li>Trap was not caused by overflow of Accumulator B</li> </ol>									
bit 12	-	-			log hit					
	<b>COVAERR:</b> Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A									
	•	•	•							
bit 11	-	<ul> <li>0 = Trap was not caused by catastrophic overflow of Accumulator A</li> <li>COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit</li> </ul>								
			•	flow of Accumu	•					
				overflow of Accu						
bit 10	OVATE: Accumulator A Overflow Trap Enable bit									
	1 = Trap over 0 = Trap disa	flow of Accumu bled	ulator A							
bit 9	OVBTE: Accumulator B Overflow Trap Enable bit									
	1 = Trap overflow of Accumulator B									
	0 = Trap disa									
bit 8	COVTE: Catastrophic Overflow Trap Enable bit									
	1 = Trap on c 0 = Trap disa	•	erflow of Accur	mulator A or B e	enabled					
bit 7	SFTACERR: Shift Accumulator Error Status bit									
			•	lid accumulator						
bit 6	DIV0ERR: Arithmetic Error Status bit									
		or trap was caus or trap was not								
bit 5	1 = DMA con	DMA Controller troller error trap troller error trap	has occurred	1						
bit 4	MATHERR	Arithmetic Error	Status bit							

## 在这的TER 335.164 (INT CONT TERRUPT CONTROL REGISTER 1

## 查询REGISTER 763GP80 MECONE: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	<ol> <li>Stack error trap has occurred</li> </ol>
	0 = Stack error trap has not occurred
bit 1	<b>OSCFAIL:</b> Oscillator Failure Trap Status bit
	<ol> <li>= Oscillator failure trap has occurred</li> </ol>
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER 7	34.164(INTCC	N2:/INTERR	UPT CONT	ROL REGIST	ER 2			
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI		_	_	—	_	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	_	_	_	INT2EP	INT1EP	INT0EP	
bit 7							bit C	
Legend:								
R = Readable		W = Writable			mented bit, read			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 14	<pre>ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use alternate vector table 0 = Use standard (default) vector table DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active</pre>							
bit 13-3	Unimplemen	ted: Read as '	0'					
bit 2 bit 1	1 = Interrupt o 0 = Interrupt o	ernal Interrupt 2 on negative edg on positive edg	ge e					
	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge							
bit 0	1 = Interrupt	ernal Interrupt 0 on negative edg on positive edg	ge	Polarity Selec	t bit			

## TER 324. J64 (NYCON 2. INTERRUPT CONTROL REGISTER 2

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	
bit 15	·				·	·	bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	
bit 7			2				bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'		
-n = Value a	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own	
							-	
bit 15	Unimpleme	nted: Read as '	0'					
bit 14	-	1A Channel 1 D		Complete Interr	rupt Flag Status	s bit		
	1 = Interrupt	request has oc request has no	curred	·				
bit 13	•	1 Conversion C		runt Flag Statu	e hit			
DIL 15		request has oc	-	Tupi Tiag Statu	15 DI			
		request has no						
bit 12	U1TXIF: UA	RT1 Transmitte	Interrupt Fla	g Status bit				
	1 = Interrupt	request has oc	curred					
	0 = Interrupt	request has no	occurred					
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit							
		request has oc						
h:4 4 0	-	request has no		L :4				
bit 10		l Event Interrup request has oc	•	DIT				
		request has no						
bit 9	-	11 Error Interrup		bit				
		request has oc	-					
		request has no						
bit 8	T3IF: Timer3	Interrupt Flag	Status bit					
		request has oc						
	•	request has no						
bit 7	T2IF: Timer2 Interrupt Flag Status bit							
	-	request has oc request has no						
bit 6	•	out Compare Ch		runt Flag Status	a hit			
	-	request has oc		Tupi Flag Status	S DIL			
		request has no						
bit 5	-	Capture Chann		Flag Status bit				
	•	request has oc	•	5				
	0 = Interrupt	request has no	occurred					
	DMA0IF: DM	1A Channel 0 D	ata Transfer (	Complete Interr	rupt Flag Status	s bit		
bit 4								
bit 4		request has oc						
	0 = Interrupt	request has no	occurred					
bit 4 bit 3	0 = Interrupt T1IF: Timer1		t occurred Status bit					

## 查询REGISTER 165 GP80 PS0 ME ERRUPT FLAG STATUS REGISTER 0

## 查底GISTER 335:J64(IFS02(风下压RRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

查询REGISTER 1666P80E\$4 如 ERRUPT FLAG STATUS REGISTER 1
--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF				
bit 15	•			1			bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IF	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF				
bit 7							bit (				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	U2TXIF: UAR	T2 Transmitte	r Interrupt Flag	g Status bit							
		equest has oc									
	•	equest has no									
bit 14		RT2 Receiver II		Status bit							
		equest has oc equest has no									
bit 13	•	•		it							
	INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred										
		equest has no									
bit 12	T5IF: Timer5 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	-	equest has no									
bit 11		T4IF: Timer4 Interrupt Flag Status bit									
	•	equest has oc equest has no									
bit 10	•	•		upt Flag Status	shit						
	-	request has oc		aptillag otatue							
		equest has no									
bit 9	OC3IF: Outpu	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
	-	-									
bit 8				complete Interr	upt Flag Status	s bit					
	•	equest has oc equest has no									
bit 7	-	-		Flag Status bit							
	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt r	equest has no	t occurred								
bit 6											
	•	equest has oc									
1. i. r	-	equest has no									
bit 5	-	ted: Read as '									
bit 4		nal Interrupt 1	-	It							
		equest has oc equest has no									
bit 3	-	-		Flag Status bit							
	-	equest has oc	-	J I							
		equest has no									

## 查底GISTER 336:J640FS02(风下压R UPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
	DMA4IF	PMPIF		—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	DMA3IF	C1IF <sup>(1)</sup>	C1RXIF <sup>(1)</sup>	SPI2IF	SPI2EIF			
bit 7							bit (			
Legend:			L.14	II IInimulau		aa (0)				
R = Readab		W = Writable			mented bit, read					
-n = Value a		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14	•			omplete Interr	upt Flag Status	hit				
		equest has oc			upt i lag otatus	Dit				
		equest has no								
bit 13	PMPIF: Paral	lel Master Port	Interrupt Flag	Status bit						
		equest has oc								
		equest has no								
bit 12-5	-	ted: Read as '								
bit 4				complete Interr	upt Flag Status	bit				
		equest has oc equest has no								
bit 3	-	Event Interrup		bit(1)						
		equest has oc	0							
		equest has no								
bit 2			-	errupt Flag Sta	itus bit <sup>(1)</sup>					
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
L 14 A	-	-								
bit 1		Event Interrup request has oc	•	DIT						
		equest has oc								
bit 0	•	2 Error Interru		bit						
	1 = Interrupt r	equest has oc	curred							
	0 – Interrunt r	equest has no	tocourrod							

**Note 1:** Interrupts disabled on devices without ECAN<sup>™</sup> modules.

© 2009 Microchip Technology Inc.

套记与TER 3-8:1640FS92供在京和UPT FLAG STATUS REGISTER 3	

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0				
_	RTCIF	DMA5IF	DCIIF	DCIEIF	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—			—	—	_		_				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplemer	nted: Read as '	0'								
bit 14	RTCIF: Real-	CIF: Real-Time Clock and Calendar Interrupt Flag Status bit									
		1 = Interrupt request has occurred									
	1	request has no									
bit 13				Complete Interr	upt Flag Status	bit					
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
	•	-									
bit 12		DCIIF: DCI Event Interrupt Flag Status bit									
	•	1 = Interrupt request has occurred									
1.1.44	•	0 = Interrupt request has not occurred									
bit 11		Error Interrupt	0	It							
		<ol> <li>Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
		iequest nas no	loccurred								

bit 10-0 Unimplemented: Read as '0'

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0		
DAC1LIF <sup>(2)</sup>	DAC1RIF <sup>(2)</sup>	_	—	—	_	_	—		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
_	C1TXIF <sup>(1)</sup>	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_		
oit 7	·						bit		
_egend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'			
n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	1 = Interrupt i	C Left Channe equest has occ equest has not	curred	ng Status bit <sup>(2)</sup>					
bit 14	<b>DAC1RIF:</b> DAC Right Channel Interrupt Flag Status bit <sup>(2)</sup> 1 = Interrupt request has occurred 0 = Interrupt request has not occurred								
oit 13-7	Unimplemented: Read as '0'								
oit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit <sup>(1)</sup>								
		equest has occ equest has not							
bit 5	<b>DMA7IF:</b> DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred								
bit 4	<b>DMA6IF:</b> DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred								
bit 3	<ul> <li>0 = Interrupt request has not occurred</li> <li>CRCIF: CRC Generator Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> </ul>								
bit 2	<ul> <li>0 = Interrupt request has not occurred</li> <li>U2EIF: UART2 Error Interrupt Flag Status bit</li> <li>1 = Interrupt request has occurred</li> </ul>								
pit 1		equest has not		hit					
אנו	1 = Interrupt i	1 Error Interrup equest has occ equest has not	curred	UIL					
	-								

## 查询REGISTER 169GP8084 小店ERRUPT FLAG STATUS REGISTER 4

**Note 1:** Interrupts disabled on devices without ECAN<sup>™</sup> modules.

2: Interrupts disabled on devices without Audio DAC modules.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
pit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unkn	own			
bit 15	Unimplemer	nted: Read as	'0'							
bit 14	DMA1IE: DM	1A Channel 1 E	Data Transfer C	Complete Interru	upt Enable bit					
		request enable request not en								
bit 13	AD1IE: ADC	1 Conversion (	Complete Inter	rupt Enable bit						
		request enable request not en								
bit 12	U1TXIE: UART1 Transmitter Interrupt Enable bit									
	1 = Interrupt request enabled									
	=	) = Interrupt request not enabled								
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit									
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>									
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit									
		request enable request not en								
bit 9	SPI1EIE: SPI1 Error Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 8	T3IE: Timer3 Interrupt Enable bit									
	<ol> <li>Interrupt request enabled</li> <li>Interrupt request not enabled</li> </ol>									
bit 7	<b>T2IE:</b> Timer2 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 6	OC2IE: Output Compare Channel 2 Interrupt Enable bit									
	1 = Interrupt request enabled									
bit 5	0 = Interrupt request not enabled									
	IC2IE: Input Capture Channel 2 Interrupt Enable bit									
	<ol> <li>Interrupt request enabled</li> <li>Interrupt request not enabled</li> </ol>									
	DMA0IE: DM	<b>DMA0IE:</b> DMA Channel 0 Data Transfer Complete Interrupt Enable bit								
bit 4										
bit 4		request enable								
	0 = Interrupt	request not en	abled							
bit 4 bit 3	0 = Interrupt <b>T1IE:</b> Timer1		abled ble bit							

## 查诺尔尼尔·FER 32F0.64GEC02 协定 RECONTROL REGISTER 0

#### 查询REGISTER 7610P8(IEGORIMEERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Flag Status bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE			
bit 15							bit			
R/W-0	R/W-0	11.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		U-0		1 1		1	1			
IC8IE bit 7	IC7IE	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE bit			
							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15		RT2 Transmitte	-	able bit						
		request enable								
bit 14		request not ena RT2 Receiver I		a hit						
		request enable	•	ebit						
		request not ena								
bit 13	INT2IE: External Interrupt 2 Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 12	T5IE: Timer5 Interrupt Enable bit									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
hit 11	0 = Interrupt request not enabled <b>T4IE:</b> Timer4 Interrupt Enable bit									
bit 11	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 8	1			omplete Interr	unt Enable bit					
	<b>DMA2IE:</b> DMA Channel 2 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 6	IC7IE: Input Capture Channel 7 Interrupt Enable bit									
	<ol> <li>Interrupt request enabled</li> <li>Interrupt request not enabled</li> </ol>									
bit 5	-	nted: Read as '								
bit 4	-	rnal Interrupt 1								
		request enable								
		request not enable								
bit 3	-	-		Enable bit						
	<b>CNIE:</b> Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled									
	1 = Interrupt	request enable	d							

## 查记 STER 32 FU.64 GE 892 HT TER UPT ENABLE CONTROL REGISTER 1

## 查询REGISTER 7647-80 E CONTROL REGISTER 1 (CONTINUED)

bit 2	CMIE: Comparator Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
—	DMA4IE	PMPIE	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		—	DMA3IE	C1IE <sup>(1)</sup>	C1RXIE <sup>(1)</sup>	SPI2IE	SPI2EIE			
bit 7							bit			
Legend:										
R = Readab		W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15	•	ted: Read as '								
bit 14	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit									
	1 = Interrupt request enabled									
hit 10	0 = Interrupt request not enabled									
bit 13	<b>PMPIE:</b> Parallel Master Port Interrupt Enable bit 1 = Interrupt request enabled									
		request enable								
bit 12-5		ted: Read as '								
bit 4	DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request has enabled									
bit 3	C1IE: ECAN1 Event Interrupt Enable bit <sup>(1)</sup>									
	1 = Interrupt request enabled									
<b>h</b> it 0	0 = Interrupt request not enabled									
bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit <sup>(1)</sup>									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 1	-	Event Interrup								
		request enable								
		request not en								
bit 0	bit 0 SPI2EIE: SPI2 Error Interrupt Enable bit									

## 杰海小PHC23FJ640P902世中志

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

1 = Interrupt request enabled 0 = Interrupt request not enabled

			ONTROL RE				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
RTCIE	DMA5IE	DCIIE	DCIEIE	—	—	_	
						bi	
	11.0		11.0	11.0	11.0	U-0	
0-0	0-0	0-0	0-0	0-0	0-0	0-0	
						bi	
bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
-			iterrupt Enable	bit			
	U-0 U-0 bit POR Unimplemen RTCIE: Real-	RTCIE     DMA5IE       U-0     U-0       —     —       bit     W = Writable       POR     '1' = Bit is set       Unimplemented: Read as '0       RTCIE: Real-Time Clock and	RTCIE     DMA5IE     DCIIE       U-0     U-0     U-0       —     —     —       bit     W = Writable bit       POR     '1' = Bit is set	RTCIE       DMA5IE       DCIIE       DCIEIE         U-0       U-0       U-0       U-0         —       —       —       —         bit       W = Writable bit       U = Unimpler         POR       '1' = Bit is set       '0' = Bit is cle         Unimplemented: Read as '0'       RTCIE: Real-Time Clock and Calendar Interrupt Enable	RTCIE       DMA5IE       DCIIE       DCIEIE       —         U-0       U-0       U-0       U-0       U-0         —       —       —       —       —         bit       W = Writable bit       U = Unimplemented bit, read         POR       '1' = Bit is set       '0' = Bit is cleared         Unimplemented: Read as '0'       RTCIE: Real-Time Clock and Calendar Interrupt Enable bit	RTCIE       DMASIE       DCIIE       DCIEIE           U-0       U-0       U-0       U-0       U-0       U-0                 bit       W = Writable bit       U = Unimplemented bit, read as '0'       POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         Unimplemented:       Read as '0'       RTCIE:       Real-Time Clock and Calendar Interrupt Enable bit	

#### TEAST AND DECISTED 3 查

bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 13	DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 12	DCIIE: DCI Event Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 11	DCIEIE: DCI Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 10-0	Unimplemented: Read as '0'

© 2009 Microchip Technology Inc.

囊酸的程序为46402042 (新症素 UPT ENABLE CONTROL REGISTER 4
ALGIOTER 9-14 4267. WILLIAKOT TENADEL CONTROL REGISTER 4

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
DAC1LIE <sup>(2)</sup>	DAC1RIE <sup>(2)</sup>	_	—		_	_	_	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
	C1TXIE <sup>(1)</sup>	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	—	
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable	hit	II – I Inimpler	mented bit, read	as 'O'		
-n = Value at P		'1' = Bit is set	UIL	$0^{\circ} = \text{Bit is cle}$		x = Bit is unkno		
	OK				aleu		JWII	
bit 15	DAC1LIE: DA	C Left Channe	I Interrupt Ena	able bit <sup>(2)</sup>				
		equest enabled						
	•	equest not ena		(2)				
bit 14	DAC1RIE: DAC Right Channel Interrupt Enable bit <sup>(2)</sup>							
		1 = Interrupt request enabled 0 = Interrupt request not enabled						
bit 13-7	0 = Interrupt request not enabled Unimplemented: Read as '0'							
bit 6	-	N1 Transmit D		ntorrunt Enchl	a hit(1)			
DILO		equest occurre	-	nterrupt Enable	e bit ?			
	•	equest occurre						
bit 5	DMA7IE: DM	-		Complete Interr	upt Enable bit			
	1 = Interrupt r	equest enabled	ł		•			
	0 = Interrupt r	equest not ena	bled					
bit 4		A Channel 6 Da		complete Interr	upt Enable bit			
		equest enabled						
	-	equest not ena		•.				
bit 3	CRCIE: CRC		•	DIT				
		equest enableo equest not ena						
bit 2	U2EIE: UART	•						
5112		equest enabled						
		equest not ena						
bit 1	U1EIE: UART	1 Error Interru	ot Enable bit					
		equest enabled						
	-	equest not ena						
bit 0	Unimplement	t <b>ed:</b> Read as 'd	כי					

**Note 1:** Interrupts disabled on devices without ECAN<sup>™</sup> modules.

2: Interrupts disabled on devices without Audio DAC modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T1IP<2:0>				OC1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	R/W-1	IC1IP<2:0>	R/W-U	<u> </u>	R/W-1	INT0IP<2:0>	K/W-U
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	Unimplem	ented: Read as '0	,				
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	bled				
bit 11	Unimplem	ented: Read as '0	,				
bit 10-8	OC1IP<2:0	>: Output Compa	re Channel <sup>-</sup>	1 Interrupt Priori	ity bits		
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 7	Unimplem	ented: Read as '0	,				
bit 6-4	IC1IP<2:0>	: Input Capture C	hannel 1 Inte	errupt Priority b	its		
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 = Inter	rupt source is disa	bled				
bit 3	Unimplem	ented: Read as '0	,				
bit 2-0	INT0IP<2:0	>: External Interru	upt 0 Priority	' bits			
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	le La sel				

#### 查

	373F6646P892						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC2IP<2:0>		—		DMA0IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (I	highest prior	ity interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
		upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	0'				
bit 10-8	OC2IP<2:0>	·: Output Compa	are Channel	2 Interrupt Prior	ity bits		
	111 = Interru	upt is priority 7 (	highest prior	ity interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	IC2IP<2:0>:	Input Capture C	Channel 2 Int	errupt Priority b	its		
	111 = Interru	upt is priority 7 (l	highest prior	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0		<b>0&gt;:</b> DMA Chann		-	e Interrupt Prio	rity bits	
	111 = Interru	upt is priority 7 (I	highest prior	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interru	upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							bita
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI1EIP<2:0>				T3IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	Unimplem	ented: Read as '0	,				
bit 14-12		:0>: UART1 Recei	•	,			
	111 = Inte	rrupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
	000 = Inte	rrupt source is disa	bled				
bit 11	Unimplem	ented: Read as '0	,				
bit 10-8		0>: SPI1 Event Inte	•	•			
	111 = Inte	rrupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
	000 = Inte	rrupt source is disa	bled				
bit 7	Unimplem	ented: Read as '0	,				
bit 6-4	SPI1EIP<2	2:0>: SPI1 Error Int	errupt Prior	ity bits			
	111 = Inter	rrupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
		rrupt source is disa	bled				
bit 3	Unimplem	ented: Read as '0	,				
bit 2-0	T3IP<2:0>	: Timer3 Interrupt F	Priority bits				
	111 = Inter	rrupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
	000 = Inter						

## 查询REGISTER 1648-P809 (20) TERRUPT PRIORITY CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_						DMA1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AD1IP<2:0>	10000			U1TXIP<2:0>	10000
bit 7						<u> </u>	bit
Legend:							
R = Readab		W = Writable		-	mented bit, rea		
-n = Value a	n = Value at POR '1' = Bit is set				eared	x = Bit is unkr	nown
		upt is priority 1 upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	AD1IP<2:0>	-: ADC1 Conver	sion Complet	e Interrupt Prio	rity bits		
	111 = Interr •	upt is priority 7 (	highest priori	ty interrupt)			
		upt is priority 1 upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0		<b>)&gt;:</b> UART1 Tran					
	111 = Interr •	upt is priority 7 (	highest priori	ty interrupt)			
	• 001 = Interr	upt is priority 1					

001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		CNIP<2:0>				CMIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>	1010 0	-		SI2C1IP<2:0>	1010 0
bit 7							bit
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, re	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	Unimplem	ented: Read as '0	,				
bit 14-12		: Change Notificat	•	•			
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 11	Unimplem	ented: Read as '0	,				
bit 10-8	CMIP<2:0>	Comparator Inte	rrupt Priority	/ bits			
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 7		ented: Read as '0					
bit 6-4	MI2C1IP<2	::0>: I2C1 Master I	Events Inter	rupt Priority bits	;		
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 3		ented: Read as '0					
bit 2-0	SI2C1IP<2	:0>: I2C1 Slave Ev	vents Interru	pt Priority bits			
		rupt is priority 7 (h					
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 = Inter	rupt source is disa	bled				

## 查询REGISTER 16492800 中国 ERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		IC8IP<2:0>				IC7IP<2:0>				
bit 15					•		bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
—						INT1IP<2:0>				
bit 7							bit C			
Legend:										
R = Readab	= Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
n = Value at POR '1' = Bit is se				'0' = Bit is cle	eared	x = Bit is unknown				
h:+ 1 <i>5</i>	Unimalomo	nted. Dood oo '	<b>,</b>							
bit 15 bit 14-12	Unimplemented: Read as '0' IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits									
JIT 14-12		upt is priority 7 (F			Its					
	•	upt is priority 7 (i	lighest phon	ty interrupt)						
	•									
	•									
		upt is priority 1 upt source is disa	abled							
bit 11	000 = Interr	upt source is dis								
	000 = Interr <b>Unimpleme</b>	upt source is dis nted: Read as '(	)'	errupt Priority b	its					
	000 = Interr Unimpleme IC7IP<2:0>:	upt source is dis	)' Channel 7 Inte		its					
	000 = Interr Unimpleme IC7IP<2:0>:	upt source is dis nted: Read as '( Input Capture C	)' Channel 7 Inte		its					
bit 11 bit 10-8	000 = Interr Unimpleme IC7IP<2:0>:	upt source is dis nted: Read as '( Input Capture C	)' Channel 7 Inte		its					
	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • •	upt source is dis nted: Read as '( Input Capture C upt is priority 7 (I	)' Channel 7 Inte		its					
	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • • • 001 = Intern	upt source is dis nted: Read as '( Input Capture C	<sub>)</sub> , Channel 7 Inte highest priori		its					
bit 10-8	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern	upt source is dis <b>nted:</b> Read as '( Input Capture C upt is priority 7 (h upt is priority 1	<sub>o</sub> , :hannel 7 Inte nighest priori abled		its					
bit 10-8	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • • • 001 = Intern 000 = Intern Unimpleme	upt source is dis <b>nted:</b> Read as '( Input Capture C upt is priority 7 (H upt is priority 1 upt source is dis	<sub>)'</sub> hannel 7 Inte nighest priori abled	ty interrupt)	its					
bit 10-8	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimpleme INT1IP<2:0:	upt source is disa nted: Read as '( Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '(	<sub>o</sub> , hannel 7 Inte highest priori abled o <sup>,</sup> upt 1 Priority	ty interrupt)	its					
bit 10-8	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimpleme INT1IP<2:0:	upt source is dis <b>nted:</b> Read as '( Input Capture C upt is priority 7 (H upt is priority 1 upt source is disa <b>nted:</b> Read as '( >: External Interr	<sub>o</sub> , hannel 7 Inte highest priori abled o <sup>,</sup> upt 1 Priority	ty interrupt)	its					
bit 10-8	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimpleme INT1IP<2:0:	upt source is dis <b>nted:</b> Read as '( Input Capture C upt is priority 7 (H upt is priority 1 upt source is disa <b>nted:</b> Read as '( >: External Interr	<sub>o</sub> , hannel 7 Inte highest priori abled o <sup>,</sup> upt 1 Priority	ty interrupt)	its					
	000 = Intern Unimpleme IC7IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme INT1IP<2:0: 111 = Intern	upt source is dis <b>nted:</b> Read as '( Input Capture C upt is priority 7 (H upt is priority 1 upt source is disa <b>nted:</b> Read as '( >: External Interr	<sub>o</sub> , hannel 7 Inte highest priori abled o <sup>,</sup> upt 1 Priority	ty interrupt)	its					

### 

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T4IP<2:0>		—		OC4IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC3IP<2:0>				DMA2IP<2:0>	
bit 7				·	• 		bit
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	-	ented: Read as '0					
bit 14-12		Timer4 Interrupt I	-				
	111 = Inter	rupt is priority 7 (h	ighest prior	ity interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 11	Unimplem	ented: Read as '0	,				
bit 10-8	OC4IP<2:0	>: Output Compar	e Channel	4 Interrupt Prior	ity bits		
	111 = Inter	rupt is priority 7 (h	ighest prior	ity interrupt)			
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa	bled				
bit 7		ented: Read as '0					
bit 6-4	OC3IP<2:0	>: Output Compar	e Channel	3 Interrupt Prior	ity bits		
		rupt is priority 7 (h		-			
	•						
	•						
		rupt is priority 1 rupt source is disa	bled				
bit 3		ented: Read as '0					
bit 2-0		:0>: DMA Channe		onsfor Complete	Interrupt Driv	ority bite	
DIL 2-0		rupt is priority 7 (h			e interrupt Pfi		
	•		ignest prior	ny mienupi)			
	•						
	•						
		rupt is priority 1	blod				
	000 = inter	rupt source is disa	Dela				

## 查询REGISTER 16262809 CONTROL REGISTER 6

	VOR Unimplemen U2TXIP<2:0	U2TXIP<2:0> R/W-0 INT2IP<2:0> W = Writable I '1' = Bit is set nted: Read as '( >: UART2 Trans upt is priority 7 (I	)' smitter Interro	ʻ0' = Bit is c upt Priority bits		U2RXIP<2:0> R/W-0 T5IP<2:0> ad as '0' x = Bit is unkn	bit 8 R/W-0 bit 0
U-0 — bit 7 Legend: R = Readable -n = Value at P bit 15	bit POR Unimplemen U2TXIP<2:0	W = Writable (1' = Bit is set (1' = Read as (0) (	bit <sub>2</sub> , smitter Interro	U = Unimple '0' = Bit is c	emented bit, real	T5IP<2:0>	R/W-0 bit (
 bit 7 Legend: R = Readable -n = Value at P bit 15	bit POR Unimplemen U2TXIP<2:0	W = Writable (1' = Bit is set (1' = Read as (0) (	bit <sub>2</sub> , smitter Interro	U = Unimple '0' = Bit is c	emented bit, real	T5IP<2:0>	bit (
	bit POR Unimplemen U2TXIP<2:0	W = Writable (1' = Bit is set (1' = Read as (0) (	bit <sub>2</sub> , smitter Interro	U = Unimple '0' = Bit is c	emented bit, real	T5IP<2:0>	bit (
<b>Legend:</b> R = Readable -n = Value at P bit 15	VOR Unimplemen U2TXIP<2:0	W = Writable '1' = Bit is set nted: Read as '0 >: UART2 Trans	)' smitter Interro	ʻ0' = Bit is c upt Priority bits	leared	ad as '0'	
<b>Legend:</b> R = Readable -n = Value at P bit 15	VOR Unimplemen U2TXIP<2:0	'1' = Bit is set nted: Read as '0 >: UART2 Trans	)' smitter Interro	ʻ0' = Bit is c upt Priority bits	leared		
R = Readable -n = Value at P bit 15	VOR Unimplemen U2TXIP<2:0	'1' = Bit is set nted: Read as '0 >: UART2 Trans	)' smitter Interro	ʻ0' = Bit is c upt Priority bits	leared		own
R = Readable -n = Value at P bit 15	VOR Unimplemen U2TXIP<2:0	'1' = Bit is set nted: Read as '0 >: UART2 Trans	)' smitter Interro	ʻ0' = Bit is c upt Priority bits	leared		nown
bit 15	Unimplemer U2TXIP<2:0	nted: Read as '( >: UART2 Trans	mitter Interr	ʻ0' = Bit is c upt Priority bits	leared		nown
bit 15	Unimplemer U2TXIP<2:0	>: UART2 Trans	mitter Interr	upt Priority bits			
	U2TXIP<2:0	>: UART2 Trans	mitter Interr		3		
bit 14-12					3		
	111 = Interru •	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11		nted: Read as '					
bit 10-8		>: UART2 Rece					
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	External Interr		bits			
		upt is priority 7 (I					
	•		<b>c</b>	,			
	•						
	• 001 = Interri	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	כי				
bit 2-0	T5IP<2:0>: ]	Timer5 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					

000 =Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		C1IP<2:0> <sup>(1)</sup>		_		C1RXIP<2:0>(1)					
bit 15				•	•		bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		SPI2IP<2:0>	1010 0	-		SPI2EIP<2:0>	1000 0				
bit 7					1		bit				
Legend:											
R = Readable	e bit	W = Writable b	it	U = Unimpler	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn				
bit 15	=	ented: Read as '0									
bit 14-12	C1IP<2:0>: ECAN1 Event Interrupt Priority bits <sup>(1)</sup>										
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)							
	•										
	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled									
1 ** 44		-									
bit 11	=	ented: Read as '0			(1)						
bit 10-8	<b>C1RXIP&lt;2:0&gt;:</b> ECAN1 Receive Data Ready Interrupt Priority bits <sup>(1)</sup> 111 = Interrupt is priority 7 (highest priority interrupt)										
	•	rupt is priority 7 (fi	ignest phon	ity interrupt)							
	•										
	•	www.tic.actic.tt.d									
		rupt is priority 1 rupt source is disa	hled								
bit 7		ented: Read as '0									
bit 6-4	-	>: SPI2 Event Inte		tv bits							
		rupt is priority 7 (h		•							
	•		0	,							
	•										
	• 001 = Inter	rupt is priority 1									
		rupt source is disa	bled								
bit 3	Unimpleme	ented: Read as '0	,								
bit 2-0	SPI2EIP<2	:0>: SPI2 Error Int	errupt Prior	ity bits							
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)							
	•										
	•										
		rupt is priority 1									
	000 = Inter	rupt source is disa	bled								

#### 杳

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

### 在记忆时间的224640月2092 (机在RRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
—	—	—	_	—	DMA3IP<2:0>			
bit 7				•	bit			
Legend:								
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-3 Unimplemented: Read as '0'

**DMA3IP<2:0>:** DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

•

bit 2-0

•

001 = Interrupt is priority 1

000 =Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	—		—		DMA4IP<2:0>	
bit 15							k
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		PMPIP<2:0>			_	_	
bit 7							k
R = Readab -n = Value a		W = Writable '1' = Bit is set		0' = Unimple '0' = Bit is cle	mented bit, read eared	d as '0' x = Bit is unkr	nown
bit 15-11	Unimpleme	nted: Read as '	0'				
bit 10-8		<b>b&gt;:</b> DMA Chann ıpt is priority 7 (l		-	e Interrupt Priori	ty bits	
	001 = Interru	pt is priority 1					

000 = Interrupt source is disabled

**PMPIP<2:0>:** Parallel Master Port Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

Unimplemented: Read as '0'

001 = Interrupt is priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

bit 7

bit 6-4

bit 3-0

٠

### 在记忆时间的26640月844钟和文团RUPT PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		DCIEIP<2:0>			—	—	—
bit 15						•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—		—	—	—
bit 7		•					bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	DCIEIP<2:0>	: DCI Error Inte	errupt Priority	bits			
	111 = Interru	ot is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
	•						

- 001 = Interrupt is priority 1 000 = Interrupt source is disabled
- bit 11-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
	—	_		—		RTCIP<2:0>			
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	DMA5IP<2:0> — DCIIP<2:0>					DCIIP<2:0>			
bit 7							bit		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u						x = Bit is unkr	nown		
bit 15-11	Unimpleme	nted: Read as 'o	)'						
bit 10-8	RTCIP<2:0>	RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Flag Status bits							
	111 = Interru	upt is priority 7 (ł	nighest priori	ty interrupt)					
	•								

	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 7	Unimplemented: Read as '0'
bit 6-4	DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3-0	DCIIP<2:0>: DCI Event Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled

© 2009 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		CRCIP<2:0>		_		U2EIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		U1EIP<2:0>		—	—	_	—
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 11 bit 10-8	• • 001 = Intern 000 = Intern Unimpleme U2EIP<2:0>	upt is priority 7 (l upt is priority 1 upt source is dis <b>nted:</b> Read as 'o •: UART2 Error lu upt is priority 7 (l	abled o' nterrupt Prior	ity bits			
bit 7 bit 6-4	000 = Interr	upt is priority 1 upt source is dis i <b>nted:</b> Read as '(	כ'	ity hito			

### 

bit 3-0

Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	—	—	_	—		C1TXIP<2:0> <sup>(1)</sup>			
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
	10/00-1	DMA7IP<2:0>				DMA6IP<2:0>	10,00-0		
bit 7		Dimitin (2.0)				DW//011 (2.0)	bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
	• • 001 = Interrupt is priority 1 000 = Interrupt source is disabled								
bit 7		nted: Read as '							
bit 6-4	DMA7IP<2:0 111 = Interro • • 001 = Interro	D>: DMA Chann upt is priority 7 ( upt is priority 1 upt source is dis	el 7 Data Tra highest prior		e Interrupt Prior	ity bits			
bit 3	Unimpleme	nted: Read as '	0'						
bit 2-0		<b>0&gt;:</b> DMA Chann upt is priority 7 (			e Interrupt Prior	ity bits			

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
_	C	)AC1LIP<2:0>(	1)	—	D	DAC1RIP<2:0> <sup>(1)</sup>					
bit 15	•				•		bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	-	_	-	_	-	_				
oit 7							bit C				
_egend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	0'								
oit 14-12	DAC1LIP<2:	DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit <sup>(1)</sup>									
	111 = Interru	pt is priority 7 (	highest priori	ty interrupt)							
	•										
	•	•									
		001 = Interrupt is priority 1 000 = Interrupt source is disabled									
oit 11	Unimplemen	ted: Read as '	0'								
oit 10-8	DAC1RIP<2:	0>: DAC Right	Channel Inte	rrupt Flag Statu	us bit <sup>(1)</sup>						
	111 = Interru	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	001 = Interru										
	000 = Interru	pt source is dis	abled								

### 在它的TER 3280.640PO19供加工在RUPT PRIORITY CONTROL REGISTER 19

Note 1: Interrupts disabled on devices without Audio DAC modules.

Unimplemented: Read as '0'

bit 7-0

### 查询REGISTER 1636P80的时程的: INTERRUPT CONTROL AND STATUS REGISTER

U-0       R-0       R-0       R-0       R-0       R-0       R-0       R-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
U-0       R-0       R-0       R-0       R-0       R-0       R-0         -       VECNUM<6:0>         bit 7       ////////////////////////////////////		_	_	—		ILF	R<3:0>					
	bit 15			•				bit 8				
bit 7 bit 6-0 bit 7 bit 6-0 bit 7 bit 10 bit 7 bit 10 bit 7 bit 10	U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 • • • • • • • • • • • • •					VECNUM<6:0	>						
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-12       Unimplemented: Read as '0'         bit 11-8       ILR<3:0>: New CPU Interrupt Priority Level bits         1111 = CPU Interrupt Priority Level is 15       .         .       .         0001 = CPU Interrupt Priority Level is 1         0000 = CPU Interrupt Priority Level is 0         bit 7       Unimplemented: Read as '0'         bit 6-0       VECNUM<6:0>: Vector Number of Pending Interrupt bits         011111 = Interrupt Vector pending is number 135	bit 7							bit (				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-12       Unimplemented: Read as '0'         bit 11-8       ILR<3:0>: New CPU Interrupt Priority Level bits         1111 = CPU Interrupt Priority Level is 15       .         .       .         0001 = CPU Interrupt Priority Level is 1         0000 = CPU Interrupt Priority Level is 0         bit 7       Unimplemented: Read as '0'         bit 6-0       VECNUM<6:0>: Vector Number of Pending Interrupt bits         011111 = Interrupt Vector pending is number 135												
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 • • • • • • • • • • • • •	Legend:											
bit 15-12 Unimplemented: Read as '0' bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 • • • • • • • • • • • • •	R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'					
bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is						x = Bit is unkn	own				
bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15												
<pre>1111 = CPU Interrupt Priority Level is 15</pre>	bit 15-12	Unimplemer	ted: Read as '	0'								
<ul> <li>.</li> <li>.</li></ul>	bit 11-8	ILR<3:0>: No	ew CPU Interru	pt Priority Lev	/el bits							
0000 = CPU Interrupt Priority Level is 0         bit 7       Unimplemented: Read as '0'         bit 6-0       VECNUM<6:0>: Vector Number of Pending Interrupt bits         0111111 = Interrupt Vector pending is number 135         •         •         •         •         •         •         •         •         •		1111 <b>= CPU</b>	Interrupt Priorit	y Level is 15								
0000 = CPU Interrupt Priority Level is 0         bit 7       Unimplemented: Read as '0'         bit 6-0       VECNUM<6:0>: Vector Number of Pending Interrupt bits         0111111 = Interrupt Vector pending is number 135         •         •         •         •         •         •         •         •         •		•										
0000 = CPU Interrupt Priority Level is 0         bit 7       Unimplemented: Read as '0'         bit 6-0       VECNUM<6:0>: Vector Number of Pending Interrupt bits         0111111 = Interrupt Vector pending is number 135         •         •         •         •         •         •         •         •         •		•										
0000 = CPU Interrupt Priority Level is 0         bit 7       Unimplemented: Read as '0'         bit 6-0       VECNUM<6:0>: Vector Number of Pending Interrupt bits         0111111 = Interrupt Vector pending is number 135         •         •         •         •         •         •         •         •         •		• 0001 – CPU	• 0001 – CPU Interrupt Priority Level is 1									
bit 6-0 VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt Vector pending is number 135 • •												
0111111 = Interrupt Vector pending is number 135 • • •	bit 7	Unimplemer	ted: Read as '	0'								
0111111 = Interrupt Vector pending is number 135 • • •	bit 6-0	VECNUM<6:	0>: Vector Num	ber of Pendi	na Interrupt bits	i						
• • • • • • • • • • • • • • • • • • • •												
• • 0000001 = Interrupt Vector pending is number 9		•	•									
• 0000001 = Interrupt Vector pending is number 9		•										
0000001 = Interrupt Vector pending is number 9		•										
0000000 = Interrupt Vector pending is number 8			•									

0000000 = Interrupt Vector pending is number 8

#### 查询dsHinternupt4Settup2件oceptures

#### 7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

#### 查询<mark>8.0</mark>PIC**知识ECT**例互风ORY</del> ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 38. Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

TABLE 6-1. DWA CHANNEL TO FE			
Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read from Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	—
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	_
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
ADC1 – ADC1 convert done	0001101	0x0300 (ADC1BUF0)	—
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—
PMP – Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)
DCI – Codec Transfer Done	0111100	0x0290 (RXBUF0)	0x0298 (TXBUF0)
DAC1 – Right Data Output	1001110	—	0x03F6 (DAC1RDAT)
DAC2 – Left Data Output	1001111	—	0x03F8 (DAC1LDAT)

#### TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

查询例AT (COMFORCE GEOMENT) identical data transfer channels.


Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- · Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.



#### FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

#### 查询制APICAMAGCRegister医商

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAx-STA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0				
CHEN	SIZE	DIR	HALF	NULLW	_	_	—				
bit 15				· · ·		·	bit 8				
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
_	_	AMOD	E<1:0>	_	_	MODE	<1:0>				
bit 7							bit (				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	nd as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown				
bit 15	CHEN: Chan	nel Enable bit									
	1 = Channel enabled										
	0 = Channel										
bit 14		ransfer Size bit									
	1 = Byte 0 = Word										
bit 13	DIR: Transfe	r Direction bit (s	source/destina	ation bus select)							
	1 = Read from DMA RAM address, write to peripheral address										
	0 = Read from peripheral address, write to DMA RAM address										
bit 12	HALF: Early Block Transfer Complete Interrupt Select bit										
	<ul> <li>1 = Initiate block transfer complete interrupt when half of the data has been moved</li> <li>0 = Initiate block transfer complete interrupt when all of the data has been moved</li> </ul>										
bit 11		Data Peripher	-	-		een moved					
		•			write (DIR bit	must also be cle	ar)				
	0 = Normal o										
bit 10-6	Unimplemer	nted: Read as '	0'								
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating l	Mode Select bits	6						
				ct Addressing m	ode)						
		ral Indirect Add r Indirect without	0								
	•	r Indirect with F									
bit 3-2		ted: Read as '									
	MODE<1:0>: DMA Channel Operating Mode Select bits										
bit 1-0	11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)										
	11 <b>= One-Sh</b>				nsfer from/to	each DMA RAM	buffer)				
	11 = One-Sh 10 = Continu	ot, Ping-Pong r ous, Ping-Pong ot, Ping-Pong r	g modes enab	oled	nsfer from/to	each DMA RAM	buffer)				

#### 查询dsPIC33FJ64GP802供应商 REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
R/W-0		0-0	0-0	0-0	0-0	0-0	0-0			
FORCE <sup>(1)</sup>										
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—				IRQSEL6<6:0>	(2)					
bit 7							bit (			
Legend:										
R = Readabl	le bit	W = Writable I	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	FORCE: For	ce DMA Transfe	er bit <sup>(1)</sup>							
	1 = Force a s	single DMA trans	sfer (Manual	mode)						
	0 = Automatic DMA transfer initiation by DMA request									
	Unimplemented: Read as '0'									
bit 14-7		nted: Read as '0	)'							
bit 14-7 bit 6-0	Unimplemer	nted: Read as 'd >: DMA Periphe		ber Select bits <sup>(</sup>	2)					

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
  - 2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

#### 查询dsPIC33FJ64GP802供应商 REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable k	bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **STA<15:0>:** Primary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

#### REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STB	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STE	8<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		

bit 15-0 **STB<15:0>:** Secondary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

#### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

#### 查询dsPIC33FJ64GP802供应商 REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable	adable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

#### **REGISTER 8-6:** DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<9:8> <sup>(2)</sup>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> <b>(2)</b>			
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits<sup>(2)</sup>

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
pit 15		I					bit
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
	1	i	1	1			R/C-0
XWCOL7 pit 7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0 bit
_							
_egend:		C = Clear only					
R = Readable		W = Writable		-	nented bit, read	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	1 = Write colli	annel 7 Periph sion detected collision detecte		llision Flag bit			
bit 14	1 = Write colli	annel 6 Periph sion detected collision detecte		llision Flag bit			
bit 13	1 = Write colli	annel 5 Periph sion detected collision detecte		lision Flag bit			
bit 12	1 = Write colli	annel 4 Periph sion detected collision detecte		lision Flag bit			
oit 11	1 = Write colli	annel 3 Periph sion detected collision detecte		llision Flag bit			
bit 10	1 = Write colli	annel 2 Periph sion detected collision detecte		llision Flag bit			
bit 9	1 = Write colli	annel 1 Periph sion detected collision detecte		llision Flag bit			
bit 8	1 = Write colli	annel 0 Periph sion detected collision detecte		lision Flag bit			
oit 7	1 = Write colli	annel 7 DMA F sion detected collision detecte		llision Flag bit			
bit 6	1 = Write colli	annel 6 DMA F sion detected collision detecte		llision Flag bit			
bit 5	1 = Write colli	annel 5 DMA F sion detected collision detecte		llision Flag bit			
oit 4	XWCOL4: Ch 1 = Write colli 0 = No write c			llision Flag bit			

### A CONTROLLER STATUS REGISTER 0

## 查询REGISTER 我在GP8(DMACSE) DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	<b>XWCOL3:</b> Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	<b>XWCOL2:</b> Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	<b>XWCOL1:</b> Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	<b>XWCOL0:</b> Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1										
_	_				LSTC	CH<3:0>											
bit 15							bit 8										
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0										
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0										
bit 7							bit (										
Legend:																	
R = Readabl	le hit	W = Writable	hit	II – Unimplei	mented bit, rea	nd as 'O'											
-n = Value at		'1' = Bit is set		0' = Bit is cle		x = Bit is unkr	nown										
			•														
bit 15-12	Unimpleme	nted: Read as '	0'														
bit 11-8	LSTCH<3:0	>: Last DMA Ch	annel Active	bits													
	1111 = No DMA transfer has occurred since system Reset																
	1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7																
	0111 = Last data transfer was by DMA Channel 70110 = Last data transfer was by DMA Channel 6																
	0101 <b>= Last</b>	0101 = Last data transfer was by DMA Channel 5															
		0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3															
	0011 = Last data transfer was by DMA Channel 30010 = Last data transfer was by DMA Channel 2																
	0001 = Last data transfer was by DMA Channel 1																
	0000 = Last data transfer was by DMA Channel 0																
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit																
		TB register sele TA register sele															
bit 6	PPST6: Channel 6 Ping-Pong Mode Status Flag bit																
	1 = DMA6STB register selected																
	0 = DMA6S	TA register seled	cted														
bit 5		annel 5 Ping-Po	•	us Flag bit													
		TB register sele TA register sele															
bit 4		annel 4 Ping-Pol		us Flag bit													
		TB register sele	-	C													
	0 = DMA4S	TA register seled	cted														
bit 3		annel 3 Ping-Po	-	us Flag bit													
		TB register sele TA register sele															
bit 2		annel 2 Ping-Po		us Flag bit													
		TB register sele	-	C													
	0 = DMA2S	TA register seled	cted														
bit 1		annel 1 Ping-Po	-	us Flag bit													
		TB register sele TA register sele															
bit 0		annel 0 Ping-Poi		is Flag hit													
		-	-	us r iag bit													
		TD register sele					1 = DMA0STB register selected										

#### 0 = DMA0STA register selected

### 查询REGISTER 169 GP8 10 SA DR MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
11.0	11.0		-	R<15:8>	IN U	11.0	
			DSAL	/K<10.0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit	Vritable bit U = Unimplemented bit, read as '0'				
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknown	

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

© 2009 Microchip Technology Inc.

查句ESPIC33FJ64GP802供应商


### 查询9.9PIOSCILLATOR

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304 of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 39. Oscillator (Part III)" (DS70216) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Non-volatile Configuration bits for main oscillator selection
- · An auxiliary crystal oscillator for Audio DAC
- A simplified diagram of the oscillator system is shown in Figure 9-1.

#### FIGURE 9-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 OSCILLATOR SYSTEM DIAGRAM



#### 查询ds FCPBBC Jock Freg Syste的

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

#### 9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.4 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

#### 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 27.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

#### EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

#### 9.1.3 AUXILIARY OSCILLATOR

The Auxiliary Oscillator (AOSC) can be used for peripherals that need to operate at a frequency unrelated to the system clock such as a Digital-to-Analog Converter (DAC).

The Auxiliary Oscillator can use one of the following as its clock source:

Crystal (XT): Crystal and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the SOCI and SOSCO pins.

High-Speed Crystal (HS): Crystals in the range of 10 to 40 MHz. The crystal is connected to the SOSCI and SOSCO pins.

External Clock (EC): External clock signal up to 64 MHz. The external clock signal is directly applied to SOSCI pin.

#### 查询知:PIC33PIG4CONF2GURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$Fosc = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

#### EQUATION 9-3: XT WITH PLL MODE EXAMPLE

# FCY = $\frac{\text{Fosc}}{2} = \frac{1}{2} \left( \frac{1000000 \cdot 32}{2 \cdot 2} \right) = 40 \text{ MIPS}$





© 2009 Microchip Technology Inc.

Oscillator Mode	<b>Oscillator Source</b>	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

#### TABLE BIT 33F CONFIGURATION BIT VALUES FOR CLOCK SELECTION

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

**2:** This is the default oscillator mode for an unprogrammed (erased) device.

# 查询REGISTER 1646P800\$CON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup>

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>				NOSC<2:0>(2)	
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	IOLOCK	LOCK		CF		LPOSCEN	OSWEN
bit 7							bit (
Legend:		v = Value set	from Configur	ation bits on P	OR	C = Clea	r only bit
R = Readable	e bit	W = Writable	-		mented bit, rea		
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 15	-	nted: Read as '					
bit 14-12		Current Oscilla		bits (read-only	<i>'</i> )		
		C oscillator (FF C oscillator (FF					
		y oscillator (XT					
		y oscillator (XT		n PLL			
		dary oscillator (					
		ower RC oscilla C oscillator (FF		e-by-16			
		C oscillator (FF		•			
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	<sub>S</sub> (2)			
		C oscillator (FF					
		C oscillator (FF y oscillator (XT	,				
		y oscillator (XT		1 PLL			
		dary oscillator (					
		ower RC oscilla		1 10			
		C oscillator (FF C oscillator (FF		-			
bit 7		Clock Lock Ena		0.09.11			
		hing is enabled		disabled, (FO	SC <fcksm> :</fcksm>	= 0b01)	
	1 = Clock sw	vitching is disab	led, system c	lock source is	locked		
				ock source ca	n be modified b	by clock switchin	g
bit 6		ripheral Pin Sel		te nevinkevel n	in coloct versiot		
						ers not allowed gisters allowed	
bit 5		_ock Status bit (			op	giotore anonea	
		s that PLL is in I		tart-up timer is	satisfied		
		s that PLL is ou				L is disabled	
bit 4	Unimplemen	nted: Read as '	0'				
bit 3		il Detect bit (rea		plication)			
		as detected clo					
	0 = FSCM hat	as not detected	clock failure				
<b>Note 1</b> : W	/rites to this reai	ister require an	unlock seaue	nce. Refer to S	Section 39. "O	scillator (Part II	I)" (DS70216
						icrochip website)	
<b>2:</b> D	irect clock switcl	hes between ar	ny primary osc	illator mode wi	th PLL and FR	CPLL mode are	not permitted

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

# BEGISTER 39F. 164(OSCCONT/OSCILLATOR CONTROL REGISTER<sup>(1)</sup> (CONTINUED)

bit 2	Unimplemented: Read as '0'
bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator

bit 0 **OSWEN:** Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details.
  - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

# 查询REGISTER 162GP8024KDIV高CLOCK DIVISOR REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI		DOZE<2:0>		DOZEN <sup>(1)</sup>		FRCDIV<2:0>					
bit 15							bit 8				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	OST<1:0>				PLLPRE<4:0>		10000				
bit 7	00121.02					-	bit 0				
Legend:		y = Value set	from Configu	ration bits on PC	R						
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	iown				
bit 15	ROI: Recove	er on Interrupt b	it								
		ts clears the DC ts have no effec		the processor clo EN bit	ock/peripheral	clock ratio is se	et to 1:1				
bit 14-12	•	: Processor Clo									
	000 = FCY/1										
	001 = FCY/2										
		010 = FCY/4									
		011 = FCY/8 (default) 100 = FCY/16									
		100 = FCY/10 101 = FCY/32									
	110 = FCY/6										
	111 = FCY/1	28									
bit 11	DOZEN: DO	ZE Mode Enab	le bit <sup>(1)</sup>								
		2:0> field specif or clock/periphe		between the perip o forced to 1:1	oheral clocks a	and the process	or clocks				
bit 10-8				or Postscaler bits							
	000 = FRC c	divide by 1 (defa	ault)								
	001 <b>= FRC</b> c	•									
		010 = FRC divide by 4									
		011 = FRC divide by 8 100 = FRC divide by 16									
	101 = FRC o										
	110 <b>= FRC c</b>	divide by 64									
	111 <b>= FRC</b> o	-									
bit 7-6			Output Divide	er Select bits (als	o denoted as	N2', PLL posts	caler)				
	00 = Output/										
	01 = Output/ 10 = Reserv										
	11 = Output/										
bit 5		nted: Read as '	0'								
bit 4-0	-			ut Divider bits (als	so denoted as	'N1', PLL preso	aler)				
		ut/2 (default)		·			,				
	•										
	•										
	•										
	11111 <b>= I</b> np	ut/33									
	p										

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	_	—	_	—	—	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLC	0IV<7:0>			
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ead as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 8-0

PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 300000010 = 4000110000 = 50 (default) 111111111 = 513

### 查询REGISTER 164GP8 10 Stering FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			TUN<	<5:0> <sup>(1)</sup>		
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un			nown
bit 15-6	Unimplemen	ted: Read as '	כי				
bit 5-0	<b>TUN&lt;5:0&gt;:</b> F	RC Oscillator T	uning bits <sup>(1)</sup>				
		nter frequency	•	,			
	011110 <b>= Ce</b>	nter frequency	+11.25% (8.2	0 MHz)			
	•						
	•						
	• 000001 <b>– Ce</b>	nter frequency	+0 375% (7 /				
		nter frequency					
		nter frequency					
	•						
	•						
	•						
	100001 <b>= Ce</b>	nter frequency	-11.625% (6.5	52 MHz)			

100000 = Center frequency -12% (6.49 MHz)

**Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	SELACLK	AOSC	MD<1:0>	A	PSTSCLR<2:0:	>			
bit 15	·						bit 8			
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
ASRCSEL	_	—	_	—	—	—	_			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$						
bit 15-14	Unimplemer	nted: Read as 'o	)'							
bit 13	SELACLK: S	Select Auxiliary	Clock Source	e for Auxiliary Cl	lock Divider					
		Oscillators prov ut (Fvco) provid								
bit 12-11	AOSCMD<1:	: <b>0&gt;:</b> Auxiliary Os	scillator Mod	e						
	11 = EC External Clock Mode Select									
		10 = XT Oscillator Mode Select								
	01 = HS Oscillator Mode Select 00 = Auxiliary Oscillator Disabled									
bit 10-8	-	<2:0>: Auxiliary		t Divider						
	111 = divideo	•								
	110 = divideo	•								
	101 = divideo									
	100 = divideo 011 = divideo									
	010 = divided									
	001 = divided									

	001 = divided by 64 000 = divided by 256 (default)
bit 7	ASRCSEL: Select Reference Clock Source for Auxiliary Clock
	1 = Primary Oscillator is the Clock Source
	0 = Auxiliary Oscillator is the Clock Source
bit 6-0	Unimplemented: Read as '0'

### 查询别2PIC 32 look Switching Aperation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

### 9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 27.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 9.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
- 3: Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

### 9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

<sup>© 2009</sup> Microchip Technology Inc.

查句ESPIC33FJ64GP802供应商

## 查询LO.OICBOWERSAXINGFEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 9. Watchdog Timer and Power-Saving Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

#### 10.1 Clock Frequency and Clock Switching

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

#### 10.2 Instruction-Based Power-Saving Modes

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

#### 10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE\_MODE ; Put the device into IDLE mode

#### 

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

### 10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

### 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

**Note:** If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

# dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0		
T5MD	T4MD	T3MD	T2MD	T1MD	—	_	DCIMD		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	AD1MD		
bit 7							bi		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15	T5MD: Time	r5 Module Disat	ole bit						
		nodule is disable							
		nodule is enable							
bit 14		r4 Module Disat							
		nodule is disable nodule is enable							
bit 13									
bit 15	<b>T3MD:</b> Timer3 Module Disable bit 1 = Timer3 module is disabled								
		nodule is enable							
bit 12	T2MD: Time	r2 Module Disat	ole bit						
	1 = Timer2 m	nodule is disable	ed						
	0 = Timer2 m	nodule is enable	d						
bit 11	T1MD: Timer1 Module Disable bit								
	1 = Timer1 module is disabled 0 = Timer1 module is enabled								
bit 10-9		nted: Read as '							
bit 8	DCIMD: DCI Module Disable bit								
		lule is disabled lule is enabled							
bit 7	<b>I2C1MD:</b> I <sup>2</sup> C	1 Module Disab	le bit						
		dule is disabled dule is enabled							
bit 6		T2 Module Disa	ble bit						
		nodule is disabl							
		nodule is enable							
bit 5		T1 Module Disa							
	-	nodule is disabl nodule is enable							
bit 4		12 Module Is enable							
DIL 4		dule is disabled							
		dule is enabled							
bit 3	SPI1MD: SP	11 Module Disal	ole bit						
		dule is disabled							
		dule is enabled							
bit 2	-	nted: Read as '							
bit 1		N1 Module Disa							
	-	module is disabl module is enable							
bit 0		C1 Module Disa							
		odule is disable							

# dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
IC8MD	IC7MD	_	_	_	_	IC2MD	IC1MD			
bit 15							bit			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD			
bit 7	•		·	•		•	bit			
Legend:										
R = Readal	ole bit	W = Writable	e bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	•	•	odule Disable bi	it						
		oture 8 module oture 8 module								
bit 14			dule Disable b	it						
		oture 7 module								
	0 = Input Cap	oture 7 module	is enabled							
bit 13-10	Unimplemer	ted: Read as	'0'							
bit 9	IC2MD: Inpu	t Capture 2 Mo	dule Disable b	it						
		oture 2 module oture 2 module								
bit 8	IC1MD: Inpu	t Capture 1 Mo	dule Disable b	it						
		oture 1 module oture 1 module								
bit 7-4	• •	ted: Read as								
bit 3	OC4MD: Out	put Compare	4 Module Disab	le bit						
	1 = Output C	ompare 4 mod	lule is disabled lule is enabled							
bit 2	OC3MD: Out	put Compare 3	3 Module Disab	le bit						
	1 = Output C	<b>OC3MD:</b> Output Compare 3 Module Disable bit 1 = Output Compare 3 module is disabled								
	0 = Output C	ompare 3 mod	lule is enabled							
bit 1	OC2MD: Out	put Compare 2	2 Module Disab	le bit						
			lule is disabled lule is enabled							
bit 0	OC1MD: Out	put Compare	1 Module Disab	le bit						
			lule is disabled lule is enabled							

# dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

<u>register</u>	1048P80P2MP		AL MODUL	E DISABLE C	ONTROL RE	GISTER 3	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CMPMD	RTCCMD	PMPMD
bit 15							bit
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
CRCMD	DAC1MD	-	<u> </u>		<u> </u>	<u> </u>	<u> </u>
bit 7							bit
Lowende							
Legend: R = Readat	ole bit	W = Writable I	hit	II – I Inimpler	nented hit read	1 as '0'	
-n = Value a		(1) = Bit is set	on	U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit$ is unknown			
		1 – Dit 13 36t			areu	X = Dit 13 unki	
bit 15-11	Unimplemen	ted: Read as '0	)'				
bit 10	-	mparator Modul					
		tor module is di tor module is er					
bit 9	RTCCMD: R	TCC Module Dis	sable bit				
		odule is disable	••				
bit 8		odule is enabled P Module Disat					
bit o	1 = PMP mod	dule is disabled					
bit 7	CRCMD: CR	C Module Disat	ole bit				
		dule is disabled dule is enabled					
bit 6	DAC1MD: DA	AC1 Module Dis	able bit				

# 查

bit 5-0

1 = DAC1 module is disabled 0 = DAC1 module is enabled

Unimplemented: Read as '0'

查句ESPIC33FJ64GP802供应商

# 查询LLOIC3LOIBORTS2供应商

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304, of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 10. I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

### 11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2009 Microchip Technology Inc.

#### 查拉 ds HOpen FD fain Bon 供 gu ration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to "**Pin Diagrams**" for the available pins and their functionality.

#### 11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

#### 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

#### 11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-ofstates even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-ofstate.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

**Note:** Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV MOV NOP	0xFF00, W0 W0, TRISBB	; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs ; Delay 1 cycle
-	PORTB, #13	; Next Instruction

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

### 查询机。GIC·BerjpherabPittiSetect

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

#### 11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

#### 11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


#### 11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-16). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.

Note:	For input mapping only, the Peripheral Pin
	Select (PPS) functionality does not have
	priority over the TRISx settings. Therefore,
	when configuring the RPx pin for input, the
	corresponding bit in the TRISx register
	must also be configured for input (i.e., set
	to '1').

# FIGURE 11-2: REMAPPABLE MUX



Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
DCI Serial Data Input	CSDI	RPINR24	CSDIR<4:0>
DCI Serial Clock Input	CSCK	RPINR24	CSCKR<4:0>
DCI Frame Sync Input	COFS	RPINR25	COFSR<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>


# TABLE PICE3F SELECTABLE MPUT SOURCES (MAPS INPUT TO FUNCTION)(1)

**Note 1:** Unless otherwise noted, all inputs use Schmitt input buffers.

### 查询ds中程233F,Peutopp8Mapping商

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-17 through Register 11-29). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1	01000	RPn tied to SPI1 Clock Output
SS1	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2	01011	RPn tied to SPI2 Clock Output
SS2	01100	RPn tied to SPI2 Slave Select Output
CSDO	01101	RPn tied to DCI Serial Data Output
CSCK	01110	RPn tied to DCI Serial Clock Output
COFS	01111	RPn tied to DCI Frame Sync Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4

#### TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

#### 查询&sPICONTROLLING 供创的 CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

#### 11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note: MPLAB<sup>®</sup> C30 provides built-in C language functions for unlocking the OSCCON register: \_\_builtin\_write\_OSCCONL(value) \_\_builtin\_write\_OSCCONH(value) See MPLAB Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

#### 11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

#### 11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

# 查询UsPIC Peripheral Pin Setect Registers

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 16 Input Remappable Peripheral Registers:
  - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11 and PRINR18-RPINR26
- 13 Output Remappable Peripheral Registers:
  - RPOR0-RPOR12

Note:	Inpu	t and Output	Re	gister	valu	es can	only
	be	changed	if	the	IOI	_OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sec	tion 11.6.3.1		"Cont	rol	Reg	ister
	Loc	<b>k</b> " for a spec	cific	comm	and	seque	nce.

### REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

# 查记的程序34E2.64(RPANK朱庫蘭IPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	-
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			INT2R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0

4-0	INT2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin
	11111 = Input tied to Vss
	11001 = Input tied to RP25
	•
	•
	•

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			T3CKR<4:0:	>	
bit 15			-				bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		—			T2CKR<4:0:	>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	• • 00001 = In	put tied to RP25					
bit 7-5		put tied to RP0 <b>ented:</b> Read as '	0'				
bit 4-0	-	0>: Assign Timer		lock (T2CK) to t	he correspond	ing PPn nin	
Dit <del>4</del> -0	11111 <b>= In</b>	put tied to Vss put tied to RP25			ne correspond	ing itt in pin	
	•						
	•						

00001 = Input tied to RP1 00000 = Input tied to RP0

#### © 2009 Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			T5CKR<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			T4CKR<4:0>		
oit 7							bit (
L <b>egend:</b> R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
	T5CKR<4:0>	ted: Read as '( Assign Timers):		ock (T5CK) to t	he correspondii	ng RPn pin	
	<b>T5CKR&lt;4:0&gt;</b> 11111 = Inpu	: Assign Timer		ock (T5CK) to t	he correspondii	ng RPn pin	
	<b>T5CKR&lt;4:0&gt;</b> 11111 = Inpu	: Assign Timers ut tied to Vss		ock (T5CK) to t	he correspondii	ng RPn pin	
	<b>T5CKR&lt;4:0&gt;</b> 11111 = Inpu	: Assign Timers ut tied to Vss ut tied to RP25 ut tied to RP1		ock (T5CK) to t	he correspondii	ng RPn pin	
bit 12-8	T5CKR<4:0> 11111 = Inpu 11001 = Inpu	: Assign Timers ut tied to Vss ut tied to RP25 ut tied to RP1	5 External Clo	ock (T5CK) to t	he correspondii	ng RPn pin	
bit 12-8 bit 7-5	T5CKR<4:0> 11111 = Inpu 11001 = Inpu	Assign Timers at tied to Vss at tied to RP25 at tied to RP1 at tied to RP0 ated: Read as '0 ated: Read as '0	5 External Clo				
bit 15-13 bit 12-8 bit 7-5 bit 4-0	T5CKR<4:0> 11111 = Inpu 11001 = Inpu	Assign Timers at tied to Vss at tied to RP25 at tied to RP1 at tied to RP0 ated: Read as '0 Assign Timera at tied to Vss	5 External Clo				

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			IC2R<4:0>		
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_				IC1R<4:0>		
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 15-13	Unimpleme	nted: Read as '	0'				
bit 15-13 bit 12-8	-			) to the correspo	onding RPn pir		
	IC2R<4:0>: /	Assign Input Ca ut tied to Vss		) to the correspo	onding RPn pir	1	
	IC2R<4:0>: /	Assign Input Ca		) to the correspo	onding RPn pir		
	IC2R<4:0>: /	Assign Input Ca ut tied to Vss		) to the correspo	onding RPn pir		
	IC2R<4:0>: . 11111 = Inp 11001 = Inp	Assign Input Ca ut tied to Vss		) to the correspo	onding RPn pir		
	IC2R<4:0>: . 11111 = Inp 11001 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25		) to the correspo	onding RPn pir		
	IC2R<4:0>: . 11111 = Inp 11001 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1		) to the correspo	onding RPn pir		
bit 12-8	IC2R<4:0>: . 11111 = Inp 11001 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0	pture 2 (IC2	) to the correspo	onding RPn pir		
bit 12-8	IC2R<4:0>: . 11111 = Inp 11001 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as '	pture 2 (IC2)				
bit 12-8	IC2R<4:0>: . 11111 = Inp 11001 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as '	pture 2 (IC2)	) to the correspo ) to the correspo			

© 2009 Microchip Technology Inc.

• •

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—			IC8R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			IC7R<4:0>		
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	e bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unknown	
	11111 <b>= I</b> np	out tied to Vss		to the correspo	onding pin RPn	pin	
	11111 = Ing 11001 = Ing • • • • 00001 = Ing	but tied to Vss but tied to RP25 but tied to RP1		to the correspo	onding pin RPn	pin	
bit 7-5	11111 = Ing 11001 = Ing • • • • • • • • • • • • • • • • • • •	but tied to Vss but tied to RP25	;	to the correspo	onding pin RPn	pin	

## 查询REGISTER 1042280 RPMR 在 PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_	—		—		
bit 15		·					bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			
bit 15-5	Unimplemer	nted: Read as '	כי				
				(00-0)			

bit 4-0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • •

00001 = Input tied to RP1 00000 = Input tied to RP0

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			U1CTSR<4:0	>	
bit 15	•	·					bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	U1RXR<4:0>						
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
	11111 <b>= I</b> np	<b>0&gt;:</b> Assign UAR out tied to Vss	T1 Clear to S	end (U1CTS) 1	to the correspo	nding RPn pin	
	11111 = Inp 11001 = Inp • • • 00001 = Inp	but tied to Vss but tied to RP25	T1 Clear to S	end (U1CTS) 1	to the correspo	nding RPn pin	
bit 7-5	11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	but tied to Vss but tied to RP25		end (U1CTS) t	to the correspo	nding RPn pin	

# 查询REGISTER 1049-P80 R种N文体 PERIPHERAL PIN SELECT INPUT REGISTER 19

	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	—			U2CTSR<4:0	)>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			U2RXR<4:0	>	
bit 7							bit 0
Legend: R = Readabl	o hit	W = Writable b	.it	II – Unimplon	contod bit roc	ud ac '0'	
			Л	U = Unimplen			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13 bit 12-8	-	ed: Read as '0		end ( <u>U2CTS</u> ) to	o the correspo	onding RPn pin	
DIL 12-0	11111 = Inpu 11001 = Inpu	tied to Vss	12 Clear to S		o the correspo	inding RPh pin	
	11001 <b>–</b> mpu						
	•						
	•						
	•						
	• • 00001 = Input 00000 = Input						
bit 7-5	00000 = Inpu		,				
	00000 = Inpu Unimplement	tied to RP0		2RX) to the cor	responding R	Pn pin	
	00000 = Inpu Unimplement U2RXR<4:0> 11111 = Inpu	tied to RP0 ed: Read as '0 Assign UART2 tied to Vss		2RX) to the cor	responding R	Pn pin	
	00000 = Inpu Unimplement U2RXR<4:0>	tied to RP0 ed: Read as '0 Assign UART2 tied to Vss		2RX) to the cor	responding R	Pn pin	
	00000 = Inpu Unimplement U2RXR<4:0> 11111 = Inpu	tied to RP0 ed: Read as '0 Assign UART2 tied to Vss		2RX) to the cor	responding R	Pn pin	
	00000 = Input Unimplement U2RXR<4:0> 11111 = Input 11001 = Input	tied to RP0 ed: Read as '0 Assign UART2 tied to Vss		2RX) to the cor	responding R	Pn pin	
bit 7-5 bit 4-0	00000 = Input Unimplement U2RXR<4:0> 11111 = Input 11001 = Input	tied to RP0 ed: Read as '0 Assign UART2 tied to Vss tied to RP25		2RX) to the cor	responding R	Pn pin	

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			SCK1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—	SDI1R<4:0>				
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
	•	out tied to RP25					
		put tied to RP1					
bit 7-5	00000 = Inp	out tied to RP1 out tied to RP0 ented: Read as '	0'				

## 查询REGISTER 10407.80RPHN R2商 PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			SS1R<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			
bit 15-5	Unimplemen	ted: Read as '	o'				
L:L 1 0	0040 4.0						

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25

00001 = Input tied to RP1 00000 = Input tied to RP0

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			SCK2R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			SDI2R<4:0>	-	
							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8		•	Clock Input (S	SCK2) to the co	rresponding R	Pn pin	
	11111 = Inpu						
	11001 = inpl	It tied to RP25					
	•						
	•						
	00001 = Inpu 00000 = Inpu						
bit 7-5	-	ted: Read as '	0'				
bit 4-0	SDI2R<4:0>:	Assign SPI2 D	Data Input (SD	012) to the corre	sponding RPn	pin	
	11111 <b>= I</b> npu						
	11001 <b>= I</b> npu	ut tied to RP25					
	•						
	5						

00001 = Input tied to RP1 00000 = Input tied to RP0

# 查询REGISTER 104(38) (RPHNR23) PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	—	_	_	_	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			SS2R<4:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-5	Unimplemen	ted: Read as 'd	)'					
bit 4-0	SS2R<4:0>:	Assign SPI2 Sla	ave Select In	out (SS2) to the	e corresponding	RPn pin		

11111 = Input tied to Vss 11001 = Input tied to RP25

•

00001 = Input tied to RP1 00000 = Input tied to RP0

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			CSCKR<4:0>		
bit 15			•				bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			CSDIR<4:0>		
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown
bit 15-13	Unimplement	ted: Read as '	0'				
bit 12-8	CSCKR<4:0>	: Assign DCI S	Serial Clock In	put (CSCK) to	the correspond	ing RPn pin	
	11111 = Inpu						
	11001 = Inpu	t tied to RP25					
	•						
	•						
	00001 <b>= Inpu</b>	t tied to RP1					
	00000 = Inpu						
bit 4-0	CSDIR<4:0>:	Assign DCI Se	erial Data Inpu	ut (CSDI) to the	e corresponding	RPn pin	
	11111 <b>= I</b> npu	t tied to Vss					
	11001 <b>= Inpu</b>	t tied to RP25					
	•						
	•						
	•						

00001 = Input tied to RP1 00000 = Input tied to RP0

### 查询REGISTER 1041388 RPHN 25 PERIPHERAL PIN SELECT INPUT REGISTER 25

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			COFSR<4:0>		
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared x = Bit is unkn			nown

bit 15-5	Unimplemented: Read as '0'	

00000 =Input tied to RP0

REGISTER 11-16: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	_	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			C1RXR<4:0>		
bit 7			•				bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-5	Unimplemen	ted: Read as '	כ'				
bit 4-0	C1RXR<4:0>	: Assign ECAN	1Receive (C1	RX) to the cor	responding RPr	n pin	
	11111 = Inpu	t tied to Vss					
	11001 <b>= Inpu</b>	t tied to RP25					
	•						

• 00001 = Input tied to RP1 00000 = Input tied to RP0

Note 1: This register is disabled on devices without ECAN<sup>™</sup> module.

# **查爸哈尔尼尔**科斯AARPOR 使正常IPHERAL PIN SELECT OUTPUT REGISTER 0

-n = value at F	-OK	'1' = Bit is set		U = BIT IS CIE	areo	x = bit is unkr	lown
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
R = Readable bit W = Writable b		bit U = Unimplemented bit, read as '0'					
Legend:							
bit 7							bit C
—	—	—	RP0R<4:0>				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
_	_	_			RP1R<4:0>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 12-8**RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for<br/>peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'bit 4-0**RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for

#### REGISTER 11-18: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit W = Writable bit U = Unimplement			ed bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

# 查询我EGISTER 16419:8 日本 ERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP5R<4:0>				
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP4R<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable I	bit	W = Writable	W = Writable bit U = Unimplemented bit, read as '			d as '0'	
-n = Value at P	OR	'1' = Bit is set	set '0' = Bit is cleared x = Bit is unknow			nown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	<b>RP5R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	<b>RP4R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-20: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP6R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

© 2009 Microchip Technology Inc.

# 套色的时间和1264(RPOR体户底)PHERAL PIN SELECT OUTPUT REGISTER 0

			<b>D</b> 444 0	D AAL O	<b>D</b> /1/ 0	D // / 0	<b>D</b> / / / 0	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP9R<4:0>					
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	RP8R<4:0>					
bit 7							bit (	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-13 Unimplemented: Read as '0' bit 12-8 RP9R<4:0>: Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-22: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

# 查询**REGISTER** 16423:80 RPORG PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP13R<4:0>				
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP12R<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable I	bit	W = Writable	ble bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is unknow			nown	

bit 15-13	Unimplemented: Read as '0'	

bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

#### REGISTER 11-24: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

© 2009 Microchip Technology Inc.

REGISTER 41-25:4 RPOR PERIPHERAL PIN SELECT OUTPUT REGISTER 8 <sup>(1)</sup>	

. . ....

.

U-0 U — bit 15	J-0 —	U-0	R/W-0	R/W-0	R/W-0 RP17R<4:0>	R/W-0	R/W-0	
bit 15		—			RP17R<4:0>	•		
bit 15								
							bit 8	
U-0 l	J-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_			RP16R<4:0>	•		
bit 7							bit 0	
Legend:								
R = Readable bit $W = Writable bit$			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			

bit 12-8	<b>RP17R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for

Note 1: This register is implemented in 44-pin devices only.

peripheral function numbers)

REGISTER 11-26: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9 <sup>(1)</sup>
---

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		_			RP19R<4:0>	>		
bit 15	·						bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	— RP18R<4:0>						
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is u			nown		
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	<b>RP19R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 11-2 for peripheral function numbers)							
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	<b>RP18R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for							

**RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for bit 4-0 peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

### 

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			RP21R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP20R<4:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	<b>RP21R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	<b>RP20R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

### REGISTER 11-28: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP23R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP22R<4:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8		<b>RP23R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 11-2 for peripheral function numbers)					
	1 . 1		,				

bit 7-5 Unimplemented: Read as '0'

Note 1: This register is implemented in 44-pin devices only.

bit 4-0 RP22R<4:0>: Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP25R<4:0	>	
bit 15		·					bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	RP24R<4:0>				
bit 7			•				bit (
Legend:							
R = Readable bit $W = Writable bit$		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$				

# RECISTER 34-29-4 RPOR 20 PERIPHERAL PIN SELECT OUTPUT REGISTER 12(1)

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

# 查询12.0IC37IMER/19802供应商

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

#### TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated timer	0	1	х
Synchronous counter	1	x	1
Asynchronous counter	1	x	0

#### FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



REGISTER	313EJ64GP1008			EGISTER							
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	_	TSIDL	—				—				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
<u> </u>	TGATE	TCKPS		0=0	TSYNC	TCS					
bit 7					Torrito	100	bit 0				
Legend:											
R = Readab		W = Writable		-	mented bit, read						
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	TON: Timer1	On bit									
	1 = Starts 16 0 = Stops 16										
bit 14	Unimplemer	nted: Read as '	0'								
bit 13	TSIDL: Stop	in Idle Mode bit	t								
		ue module ope module operat			lle mode						
bit 12-7		ted: Read as '									
bit 6	TGATE: Time	ATE: Timer1 Gated Time Accumulation Enable bit									
		<u>Nhen T1CS = 1:</u> This bit is ignored.									
	When T1CS	When $T1CS = 0$ :									
		<ul> <li>1 = Gated time accumulation enabled</li> <li>0 = Gated time accumulation disabled</li> </ul>									
bit 5-4	TCKPS<1:0>	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits									
	11 = 1:256										
	10 = 1:64 01 = 1:8	10 = 1.64									
	00 = 1:1										
bit 3	Unimplemer	nted: Read as '	0'								
bit 2	TSYNC: Time	er1 External Clo	ock Input Syn	chronization Se	elect bit						
	<u>When TCS =</u>										
		<ul> <li>1 = Synchronize external clock input</li> <li>0 = Do not synchronize external clock input</li> </ul>									
	0 = D0 Hot system When TCS =		mai ciock inp	u							
	This bit is ign										
bit 1	-	Clock Source S	Select bit								
		clock from pin T	T1CK (on the	rising edge)							
<b>h</b> it 0	0 = Internal c		0'								
bit 0	Unimplemen	nted: Read as '	U <sup>°</sup>								

# 查阅读 HEG33FI64 (F2008件 前底 P1 CONTROL RECISTER

### 查询**& O**IC3**TIMER**2/3) AND\_TEMER4/5 FEATURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

#### FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







# 查询形的图2/33的G内的图4/20 他应问答 can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous coun- ter	1	х

### 13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	l
	DMA data transfer.	

#### 13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit). For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

#### TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-bit timer module can operate in one of the following modes:


- Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.

#### 查询问GURE 13-3:4GP8 (32 编标 甜MER BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0						
TON	—	TSIDL	—	—	_	—							
bit 15							bit 8						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0						
—	TGATE	TCKPS	S<1:0>	T32	—	TCS	—						
bit 7							bit (						
Legend:													
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'							
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own						
bit 15	1 = Starts 32 0 = Stops 32	1 (in 32-bit Tim -bit TMRx:TMR -bit TMRx:TMR 0 (in 16-bit Tim -bit timer	y timer pair y timer pair										
bit 14	Unimplemer	nted: Read as '	0'										
bit 13	1 = Discontin	in Idle Mode bit nue timer operation	tion when de	vice enters Idle	mode								
bit 12-7		nted: Read as '											
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tin	nored. : 0: ne accumulation	n enabled	n Enable bit									
bit 5-4	<b>TCKPS&lt;1:0</b> 11 = 1:256 p 10 = 1:64 pre 01 = 1:8 pres	<ul> <li>0 = Gated time accumulation disabled</li> <li>TCKPS&lt;1:0&gt;: Timerx Input Clock Prescale Select bits</li> <li>11 = 1:256 prescale value</li> <li>10 = 1:64 prescale value</li> <li>01 = 1:8 prescale value</li> <li>00 = 1:1 prescale value</li> </ul>											
bit 3	<b>T32:</b> 32-bit Timerx Mode Select bit 1 = TMRx and TMRy form a 32-bit timer 0 = TMRx and TMRy form separate 16-bit timer												
bit 2	Unimplemer	nted: Read as '	0'										
bit 1	1 = External					TCS: Timerx Clock Source Select bit 1 = External clock from TxCK pin							

## 查询REGISTER 1342P800X 供 TIMER CONTROL REGISTER (x = 3 OR 5)

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON <sup>(2)</sup>		TSIDL <sup>(1)</sup>	_				_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0				
_	TGATE <sup>(2)</sup>	TCKPS<	<1:0> <sup>(2)</sup>	—	—	TCS <sup>(2)</sup>	_				
bit 7							bit C				
Legend:											
R = Readab	le hit	W = Writable b	hit	II – Unimpler	mented bit, rea	d as '0'					
-n = Value a		'1' = Bit is set		0' = Bit is cle		x = Bit is unkn	own				
				0 - Dit 13 010	arca		own				
bit 15	TON: Timery	On bit <sup>(2)</sup>									
	1 = Starts 16-										
	0 = Stops 16-										
bit 14	-	ted: Read as '0									
bit 13	-	in Idle Mode bit									
		ue timer operati timer operation			mode						
bit 12-7	Unimplemen	ted: Read as 'o	)'								
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit <sup>(2)</sup>							
		When TCS = 1:									
	This bit is ignored.										
	$\frac{\text{When TCS} = 0}{1 = \text{Gated time accumulation enabled}}$										
		e accumulation									
bit 5-4	TCKPS<1:0>	: Timerx Input (	Clock Presca	le Select bits <sup>(2)</sup>	)						
		11 = 1:256 prescale value									
	10 = 1:64 pre										
	01 = 1:8 pres 00 = 1:1 pres										
bit 3-2		ted: Read as '0	)'								
bit 1	TCS: Timerx	Clock Source S	elect bit <sup>(2)</sup>								
	1 = External c	clock from TxCk	( pin								
	0 = Internal cl	lock (Fosc/2)									
bit 0	Unimplemen	ted: Read as '0	) <b>'</b>								

**Note 1:** When 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

© 2009 Microchip Technology Inc.

查句ESPIC33FJ64GP802供应商

# 查询HA.OICINPUTGCAP供以限看

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 12. Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

1. Simple Capture Event modes:


- Capture timer value on every falling edge of input at ICx pin
- Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)



#### © 2009 Microchip Technology Inc.

#### 141 ds Hoput IQ apture Begisters

#### **REGISTER 14-1:** ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<1:0>		ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:								
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-14	Unimplomon	tod: Pood as 'o'						
DIL 13-14	Unimplemented: Read as '0'							
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit							
	1 = Input capt	apture module halts in CPU Idle mode						
	0 = Input capt	pture module continues to operate in CPU Idle mode						
bit 12-8	Unimplemen	ted: Read as '0'						
bit 7	ICTMR: Input	Capture Timer Select	pits					
	1 = TMR2 contents are captured on capture event							
	0 = TMR3 contents are captured on capture event							
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits							
	11 = Interrupt on every fourth capture event							
	10 = Interrupt on every third capture event							
	01 = Interrupt	D1 = Interrupt on every second capture event						
		on every capture even						
hit 4	ICOV Input C	ICOV: Input Capture Overflow Status Flag bit (read-only)						

- bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only)
  - 1 = Input capture overflow occurred
- 0 = No input capture overflow occurredbit 3 ICBNE: Input Capture Buffer Empty Status bit (read-only)
  - 1 = Input capture buffer is not empty, at least one more capture value can be read
     0 = Input capture buffer is empty
- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
  - 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.)
    - 110 = Unused (module disabled)
    - 101 = Capture mode, every 16th rising edge
    - 100 = Capture mode, every 4th rising edge
    - 011 = Capture mode, every rising edge
    - 010 = Capture mode, every falling edge
    - 001 = Capture mode, every edge (rising and falling)
      - (ICI<1:0> bits do not control interrupt generation for this mode.)
    - 000 = Input capture module turned off

## 查询15.01C30UTPUPCOMPARE


- Note 1: This data sheet summarizes the features the dsPIC33FJ32GP302/304, of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 13. Output Compare" (DS70209) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection

#### FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



#### **15.1** Output Compare Modes 查询dsPIC33FJ64GP802供应答

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.


### TABLE 15-1: OUTPUT COMPARE MODES

Note 1: Only OC1 and OC2 can trigger a DMA data transfer.

2: See Section 13. "Output Compare" in the "dsPIC33F/PIC24H Family Reference Manual" (DS70209) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	_
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4

#### FIGURE 15-2: OUTPUT COMPARE OPERATION



# 查询REGISTER 164分形 OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 OR 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_		OCSIDL		—	_	_	_			
pit 15							bit 8			
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0			
_			OCFLT	OCTSEL		OCM<2:0>				
bit 7							bit (			
Legend:		HC = Cleared	n Hardware	HS = Set in H	lardware					
R = Readab	ole bit	W = Writable b	it	U = Unimplen	nented bit, re	ad as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 12-5 bit 4	Unimpleme	Compare x contir ented: Read as '0 /M Fault Conditio	)'	e in CPU Idle mo	ode					
	1 = PWM Fa 0 = No PWM	ault condition has M Fault condition only used when C	occurred (clean has occurred		e only)					
bit 3	1 = Timer3	Dutput Compare 1 is the clock sourc is the clock sourc	e for Compare	×						
bit 2-0		OCM<2:0>: Output Compare Mode Select bits								
	111 = PWN 110 = PWN 101 = Initia 100 = Initia 011 = Com	1 mode on OCx, F 1 mode on OCx, F lize OCx pin low, lize OCx pin low, pare event toggle lize OCx pin high	Fault pin enabl Fault pin disabl generate conti generate singl s OCx pin	ed led nuous output pu e output pulse c	on OCx pin	pin				

001 = Initialize OCx pin low, compare event forces OCx pin high

000 = Output compare channel is disabled

查句ESPIC33FJ64GP802供应商

### 

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola<sup>®</sup>.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- SDOx (serial data output)
- <u>SCKx</u> (shift clock input or output)
- SSx (active-low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.



#### FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

© 2009 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
SPIEN		SPISIDL	_				_	
bit 15							bit 8	
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0	
	SPIROV			_	_	SPITBF	SPIRBF	
bit 7							bit	
Legend:		C = Clearable	bit					
R = Readab	le bit	W = Writable bit $U = Unimplemented bit, read as '0'$						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown	
bit 13 bit 12-7 bit 6	<ul> <li>Unimplemented: Read as '0'</li> <li>SPISIDL: Stop in Idle Mode bit</li> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> <li>Unimplemented: Read as '0'</li> <li>SPIROV: Receive Overflow Flag bit</li> <li>1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register</li> </ul>							
bit 5-2		low has occurre <b>ted:</b> Read as '(						
bit 1	-			bit				
	<ul> <li>SPITBF: SPIx Transmit Buffer Full Status bit</li> <li>1 = Transmit not yet started, SPIxTXB is full</li> <li>0 = Transmit started, SPIxTXB is empty</li> <li>Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.</li> <li>Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.</li> </ul>							
bit 0	SPIRBF: SPI	Ix Receive Buffe	er Full Status	bit				
	0 = Receive Automatically	complete, SPIxF is not complete, / set in hardward / cleared in harc	SPIxRXB is e when SPIx	transfers data				

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN <sup>(3)</sup>	CKP	MSTEN		SPRE<2:0>(2		PPRE<				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown			
bit 15-13	Unimplemen	ted: Read as '	0'							
bit 12			•	er modes only)						
	1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled									
oit 11										
		<b>DISSDO:</b> Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O								
		is controlled b								
bit 10	MODE16: Word/Byte Communication Select bit									
	<ul> <li>1 = Communication is word-wide (16 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> </ul>									
L:10		-	. ,							
bit 9	SMP: SPIx Data Input Sample Phase bit									
	<u>Master mode:</u> 1 = Input data sampled at end of data output time									
	-	a sampled at m	iddle of data o	output time						
	<u>Slave mode:</u> SMP must be cleared when SPIx is used in Slave mode.									
oit 8		ock Edge Sele		in Slave mode.						
				on from active o	clock state to Id	le clock state (s	see bit 6)			
						ve clock state (s				
bit 7	SSEN: Slave Select Enable bit (Slave mode) <sup>(3)</sup>									
	$1 = \overline{SSx}$ pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function									
hit 6	•	-		rolled by port it	Inction					
bit 6	<b>CKP:</b> Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level									
0 = Idle state for clock is a low level; active state is a high level										
bit 5	MSTEN: Master Mode Enable bit									
	1 = Master me									
	0 = Slave mo	ue								
	ne CKE bit is no RMEN = 1).	ot used in the	Framed SPI	modes. Progra	m this bit to '0	' for the Frame	ed SPI mode			
-	o not set both P	rimory and Sad	ondory proce	alora to the val	up of 1:1					

# 查词REGISTER 1642P8 (SP林区) 1: SPIx CONTROL REGISTER 1

- 2: Do not set both Primary and Secondary prescalers to the value of 1:1.
- **3:** This bit must be cleared when FRMEN = 1.

#### BEGISTER 36-264(SP0CONT SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)<sup>(2)</sup>
  - 11 = Primary prescale 1:1 10 = Primary prescale 4:1
  - 10 = Primary prescale 4.101 = Primary prescale 16:1
  - 00 = Primary prescale 64:1
  - **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
    - 2: Do not set both Primary and Secondary prescalers to the value of 1:1.
    - **3:** This bit must be cleared when FRMEN = 1.

查询REGISTER 1649-P8	SPINCON2: SPIX CONTROL REGISTER 2
--------------------	-----------------------------------

		<u> </u>						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	—	—	—	—		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
—	—	—		—	_	FRMDLY	_	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15 bit 14	1 = Framed S 0 = Framed S <b>SPIFSD:</b> Fran 1 = Frame sy	<ul> <li>FRMEN: Framed SPIx Support bit</li> <li>1 = Framed SPIx support enabled (SSx pin used as frame sync pulse input/output)</li> <li>0 = Framed SPIx support disabled</li> <li>SPIFSD: Frame Sync Pulse Direction Control bit</li> <li>1 = Frame sync pulse input (slave)</li> <li>0 = Frame sync pulse output (master)</li> </ul>						
bit 13	1 = Frame sy	ame Sync Pulse nc pulse is activ nc pulse is activ	/e-high					
bit 12-2	Unimplemen	ted: Read as 'o	)'					
bit 1 bit 0	1 = Frame sy 0 = Frame sy	FRMDLY: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock Unimplemented: Read as '0'						
	-	not be set to '1'		application.				

查句ESPIC33FJ64GP802供应商

### 查询**L&O**IC**3NTER;INTER**;INTER®RATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 19. Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( $I^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard, with a 16-bit interface.

The  $I^2C$  module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation.
- I<sup>2</sup>C Slave mode supports 7 and 10-bit address.
- I<sup>2</sup>C Master mode supports 7 and 10-bit address.
- I<sup>2</sup>C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly.

#### 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The  $l^2C$  module can operate either as a slave or a master on an  $l^2C$  bus.

The following types of  $I^2C$  operation are supported:

- I<sup>2</sup>C slave operation with 7-bit address
- I<sup>2</sup>C slave operation with 10-bit address
- I<sup>2</sup>C master operation with 7- or 10-bit address


For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F Family Reference Manual chapters.

# 17.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated. **2 GURE 1736FJ64076702 BLOCK DIAGRAM (x = 1)** 



R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0		
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC		
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7				_		-	bit		
Legend:		U = Unimpler	nented bit, rea	d as '0'					
R = Readabl	e bit	W = Writable	bit	HS = Set in h	ardware	HC = Cleared	in hardware		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 14	0 = Disables Unimplemen	the I2Cx modu ted: Read as '	le. All l <sup>2</sup> C™ pi 0'		nd SCLx pins a ed by port func	as serial port pir tions	าร		
bit 13	<ul> <li>I2CSIDL: Stop in Idle Mode bit</li> <li>1 = Discontinue module operation when device enters an Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>								
bit 12	<b>SCLREL:</b> SCLx Release Control bit (when operating as I <sup>2</sup> C slave) 1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)								
	at beginning o <u>If STREN = 0</u>	e., software car of slave transm : ., software can	iission. Hardwa	are clear at en	d of slave rece	elease clock). H ption. lear at beginning			
bit 11		le is enabled; a	-	-	MI) Enable bit				
bit 10	1 = I2CxADD	Slave Address is a 10-bit slav is a 7-bit slave	ve address						
bit 9	1 = Slew rate	able Slew Rate control disable control enable	ed						
bit 8	1 = Enable I/0	is Input Levels D pin threshold Mbus input thr	ls compliant wi	ith SMbus spe	cification				
bit 7	<b>GCEN:</b> Gene 1 = Enable in (module is	ral Call Enable terrupt when a s enabled for re	bit (when ope general call a eception)	rating as I <sup>2</sup> C s ddress is recei	lave) ved in the I2C>	RSR			
bit 6	(module is enabled for reception)         0 = General call address disabled         t 6       STREN: SCLx Clock Stretch Enable bit (when operating as I <sup>2</sup> C slave)         Used in conjunction with SCLREL bit.         1 = Enable software or receive clock stretching         0 = Disable software or receive clock stretching								

# 查询REGISTER 10746P802供应面: I2Cx CONTROL REGISTER

# BEGISTER 377164026800 NT2 CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<ul> <li>ACKEN: Acknowledge Sequence Enable bit</li> <li>(when operating as I<sup>2</sup>C master, applicable during master receive)</li> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master) 1 = Enables Receive mode for I <sup>2</sup> C. Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	<ul> <li>PEN: Stop Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<ul> <li>RSEN: Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence</li> <li>0 = Repeated Start condition not in progress</li> </ul>
bit 0	<ul> <li>SEN: Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence</li> <li>0 = Start condition not in progress</li> </ul>

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC		
ACKSTAT	TRSTAT		_		BCL	GCSTAT	ADD10		
oit 15	·					·	bit		
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC		
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF		
oit 7				I			bit		
Legend:		U = Unimplei	mented bit, rea	ad as '0'		C = Clea	r only bit		
R = Readable	e bit	W = Writable	bit	HS = Set in h	ardware	HSC = Hardwa	are set/cleare		
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15 bit 14	(when operat 1 = NACK rece 0 = ACK rece Hardware set <b>TRSTAT:</b> Tran 1 = Master tran 0 = Master tran	ceived from slavived from slavived from slavived from slavivor clear at enomismit Status biansmit is in pro ansmit is in pro ansmit is not ir	aster, applical ave e d of slave Ack t (when opera ogress (8 bits - progress	nowledge. ting as I <sup>2</sup> C ma ⊦ ACK)		e to master trans			
oit 13-11		ted: Read as			iwale clear at e	end of slave Ack	nowiedge.		
oit 10	BCL: Master Bus Collision Detect bit								
bit 9	0 = No collision Hardware set <b>GCSTAT:</b> Ge 1 = General of 0 = General of	at detection on neral Call State call address watcall address watcall	f bus collision. us bit as received as not received	d		clear at Ston det	ection		
oit 8	Hardware set when address matches general call address. Hardware clear at Stop detection. <b>ADD10:</b> 10-Bit Address Status bit								
	1 = 10-bit add 0 = 10-bit add	dress was mat dress was not	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.		
oit 7	IWCOL: Write Collision Detect bit								
	0 = No collisi	on			ause the I <sup>2</sup> C me				
oit 6	1 = A byte wa 0 = No overfle	wc	ile the I2CxRC	-	still holding the				
oit 5	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). <b>D_A:</b> Data/Address bit (when operating as I <sup>2</sup> C slave)								
JIL J	1 = Indicates 0 = Indicates	that the last by that the last by	yte received w yte received w	as data as device add	ress by reception of	f slave byte.			
oit 4	P: Stop bit								
		that a Stop bit as not detecte		ected last					

# 查询REGISTER 1642P802供STAT: I2Cx STATUS REGISTER

# 查EGISTER 33F36402G8S在在下宫Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of $I^2C$ device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit complete, I2CxTRN is empty</li> <li>Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.</li> </ul>

## 查询REGISTER 10748 P802 C来MSA: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7	•			•		•	bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown			nown		

#### bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查句ESPIC33FJ64GP802供应商

## 查询**&O**CUNIVERSAUAS著NCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 17. UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40
   MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- Support for sync and break characters
- Support for automatic baud rate detection
- IrDA<sup>®</sup> encoder and decoder logic
- 16x baud clock output for IrDA<sup>®</sup> support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN <sup>(1)</sup>		USIDL	IREN <sup>(2)</sup>	RTSMD	_	UEN	<1:0>		
bit 15	·						bit		
	<b>D</b> 444 a			<b>D</b> 444 -	<b>D</b> 444 A	<b>D</b> 0.44 a	-		
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL		
bit 7							bit		
Legend:		HC = Hardwa	re cleared						
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown		
bit 15	1 = UARTx is		ARTx pins are			ined by UEN<1: JARTx power co			
bit 14	Unimplemen	ted: Read as '	0'						
bit 13	USIDL: Stop in Idle Mode bit								
				device enters Id	lle mode				
bit 12	<ul> <li>0 = Continue module operation in Idle mode</li> <li>IREN: IrDA<sup>®</sup> Encoder and Decoder Enable bit<sup>(2)</sup></li> </ul>								
511 12	$1 = IrDA^{\text{®}}$ encoder and decoder enabled $0 = IrDA^{\text{®}}$ encoder and decoder disabled								
bit 11	1 = UxRTS p	le Selection for in in Simplex n in in Flow Con	node	it					
bit 10	•	ted: Read as '							
bit 9-8	UEN<1:0>: UARTx Enable bits								
	10 = UxTX, U 01 = UxTX, U	lxRX, UxCTS a lxRX and UxR⊺ nd UxRX pins a	nd UxRTS pir	ns are enabled habled an <u>d used</u>	an <u>d used</u> d; UxC <u>TS pin</u> c	ontrolled by port controlled by poi 3CLK pins contr	rt latches		
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit								
		are on following		X pin; interrupt	generated on f	alling edge; bit o	cleared		
bit 6	LPBACK: UARTx Loopback Mode Select bit								
	1 = Enable Loopback mode								
hit E	<ul> <li>0 = Loopback mode is disabled</li> <li>ABAUD: Auto-Baud Enable bit</li> </ul>								
bit 5	1 = Enable b before ot	aud rate meas	urement on the	e upon complet		eception of a Sy	vnc field (55		
	efer to <b>Section</b> ation on enablin					Reference Mai	<i>nual"</i> for info		
<b>2</b> : Th	is feature is on	v available for	the 16x BRG	mode (BRGH =	= 0).				

# TER 3 8-164 W. MODE DA RTx MODE REGISTER

2: This feature is only available for the 16x BRG mode (BRGH = 0).

### 查询REGISTER 184628000 DE UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0'
	0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	<ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	<ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits
	0 = One Stop bit
Note 1:	Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference M

- Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1				
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN <sup>(1)</sup>	UTXBF	TRMT				
pit 15							bit				
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0				
		1 1					-				
Dit 7	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA bit				
_egend:		HC = Hardwar	e cleared			C = Clea	r only bit				
R = Readable	e bit	W = Writable k	bit	U = Unimpler	nented bit, read	as '0'					
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
oit 15,13	UTXISEI <1:	<b>0&gt;:</b> Transmissio	n Interrupt N	lode Selection I	bits						
		ed; do not use									
		t when a charac		rred to the Trar	nsmit Shift Regis	ster, and as a r	esult, the				
		t buffer becomes t when the last o		shifted out of the	- Transmit Shift	Register: all tr	ansmit				
		ons are complete									
		t when a charac			nsmit Shift Regis	ter (this implie	s there is				
		one character o	-	ansmit butter)							
bit 14	If IREN = $0$ :	nsmit Polarity In	version dit								
-	1 = UxTX IdI	e state is '0'									
	0 = UxTX IdI	0 = UxTX Idle state is '1'									
	$\frac{\text{If IREN} = 1:}{1 = \text{IrDA}^{\text{®}} \text{ encoded UxTX Idle state is '1'}}$										
	1 = IrDA <sup>®</sup> er 0 = IrDA <sup>®</sup> er	ncoded UxTX Id ncoded UxTX Id	e state is '1' e state is '0'								
pit 12	-	nted: Read as '0									
bit 11		ansmit Break bit									
		nc Break on nex			lowed by twelve	'0' bits, follow	ed by Stop b				
	cleared by hardware upon completion 0 = Sync Break transmission disabled or completed										
oit 10		nsmit Enable bit									
	1 = Transmit enabled, UxTX pin controlled by UARTx										
	0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlle										
bit 9		by port									
Dit 9	UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full										
	0 = Transmit buffer is not full, at least one more character can be written										
bit 8	TRMT: Trans	mit Shift Registe	er Empty bit	(read-only)							
		<ul> <li>1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed</li> <li>0 = Transmit Shift Register is not empty, a transmission is in progress or queued</li> </ul>									
oit 7-6		0>: Receive Inte			1 9 2 2 9 0						
			-								
5 IL 7-0	11 = Interrup	t is set on UxRS	R transfer m	aking the recei	ve buffer full (i.e	., has 4 data c	haracters)				
517-0	10 = Interrup	t is set on UxRS t is set on UxRS it is set when ar	R transfer m	aking the recei	ve buffer 3/4 full	(i.e., has 3 da	ta character				

### 在它的TER 38-2.64 (UxSPA共立)在Tx STATUS AND CONTROL REGISTER

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

## 查询REGISTER 1842-280 ARTx STATUS AND CONTROL REGISTER (CONTINUED)

-	
bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> </ul>
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) resets the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note 1.	Defer to Caption 17 "ILADT" (DC70499) in the "deDIC22E/DIC24LL Femily Deference Menue" for infer

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation. 查句ESPIC33FJ64GP802供应商

### 查询**设**@IC**ENHANCEDICAN** (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 21. Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

#### 19.1 Overview

The Enhanced Controller Area Network (ECAN<sup>™</sup>) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

#### 19.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

#### 查@ULE BLOCK DIAGRAM



#### 查询会BIC到PdesCP80penation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

#### 19.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- · Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

#### 19.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

#### 19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

#### 19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

#### 19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

#### 19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
—		CSIDL	ABAT	—		REQOP<2:0>					
bit 15							bit 8				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
1.1.7	OPMODE<2:	0>	—	CANCAP	—	—	WIN				
bit 7							bit (				
Legend:		r = Bit is rese	rved								
R = Readable	e bit	W = Writable		U = Unimplem	nented bit, rea	nd as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 15-14	Unimpleme	ented: Read as '	0'								
bit 13	CSIDL: Sto	p in Idle Mode bi	t								
		inue module ope			e mode						
		e module operat									
bit 12	ABAT: Abort All Pending Transmissions bit										
	<ul> <li>1 = Signal all transmit buffers to abort transmission.</li> <li>0 = Module will clear this bit when all transmissions are aborted</li> </ul>										
bit 11	Reserved:	Reserved: Do not use									
it 10-8	REQOP<2:0>: Request Operation Mode bits										
	000 = Set Normal Operation mode										
	001 = Set Disable mode 010 = Set Loopback mode										
	010 = Set Loopback mode 011 = Set Listen Only Mode										
		Configuration mo									
	101 = Reserved										
	110 = Reserved 111 = Set Listen All Messages mode										
bit 7-5		<b>2:0&gt;</b> : Operation									
		ule is in Normal (		de							
		ule is in Disable r	•								
		ule is in Loopbac									
		ule is in Listen O									
	100 = Modu 101 = Rese	ule is in Configur	ation mode								
	110 = Rese										
	111 = Modu	ule is in Listen Al	l Messages n	node							
bit 4	Unimpleme	Unimplemented: Read as '0'									
bit 3		CAN Message R		•							
		input capture bas CAN capture	sed on CAN r	message receive	9						
bit 2-1		ented: Read as '	0'								
bit 0	-										
	WIN: SFR Map Window Select bit										
	1 = Use filter window 0 = Use buffer window										

## 查询REGISTER 10942P8021供应该 ECAN™ CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	_		—	
bit 15							bit 8	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
—	—	—			DNCNT<4:0>	•		
bit 7							bit 0	
Legend:		C = Writable b	oit, but only '0	can be writter	n to clear the bi	t		
R = Readable b	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	own		

bit 15-5	Unimplemented: Read as '0'
bit 4-0	DNCNT<4:0>: DeviceNet <sup>™</sup> Filter Bit Number bits
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	•
	•
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
					FILHIT<4:0	>				
it 15							bit			
	<b>.</b>			<b>.</b>						
U-0	R-1	R-0	R-0		R-0	R-0	R-0			
 oit 7				ICODE<6:0>			bit			
11 7							DI			
egend:		C = Writable b	oit, but only '	0' can be written	to clear the b	it				
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	id as '0'				
n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
oit 15-13		nted: Read as '								
bit 12-8		: Filter Hit Num	ber bits							
	01111 = Filter	11 = Reserved								
	•									
	•									
	•									
	00001 = Filte 00000 = Filte									
oit 7	Unimplemer	nted: Read as '	0'							
oit 6-0	ICODE<6:0>: Interrupt Flag Code bits									
	1000101-1111111 = Reserved 1000100 = FIFO almost full interrupt									
		Receiver overflo								
	1000010 = Wake-up interrupt 1000001 = Error interrupt 1000000 = No interrupt									
	•	to interrupt								
	•									
	•									
		111111 = Rese RB15 buffer Inte								
	•									
	•									
	•									
	0001001 = RB9 buffer interrupt									
		RB8 buffer inter								
		RB6 buffer inte								
		RB5 buffer inte								
		RB4 buffer inte RB3 buffer inte								
		RB3 buller inte								
	0000001 = T	RB1 buffer inte	errupt							
	<u> </u>	RB0 Buffer inte	rrupt							

### 查询REGISTER 10944P80CiftCTR态 ECAN™ FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
	DMABS<2:0>	>	_						
bit 15				•	·	·	bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—					FSA<4:0>				
bit 7							bit 0		
Legend:		C = Writable b	it, but only '0	' can be writter	n to clear the b	oit			
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
	100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM 000 = 4 buffers in DMA RAM								
bit 12-5	Unimpleme	nted: Read as 'd	)'						
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits								
	11111 = Read buffer RB31 11110 = Read buffer RB30								
	•								
	•								
	•								
		Rx buffer TRB1							

00000 = Tx/Rx buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
				FBP	<5:0>					
bit 15	ł	•					bit 8			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
				FNR	3<5:0>					
bit 7							bit C			
Legend:		C = Writable b	oit, but only '0	' can be written	to clear the	bit				
R = Readab	le bit	W = Writable I	-	U = Unimplen						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own			
bit 15-14	Unimpleme	ented: Read as 'o	)'							
bit 13-8	FBP<5:0>:	FIFO Buffer Poin	ter bits							
		RB31 buffer								
	011110 <b>=</b> F	RB30 buffer								
	•									
	•									
	•									
		000001 = TRB1 buffer 000000 = TRB0 buffer								
bit 7-6		ented: Read as '	י'							
bit 7-0	-	FIFO Next Real		ter hits						
		RB31 buffer								
		RB30 buffer								
	•									
	•									
	•									
	000001 = 7	RB1 buffer								
		RB0 buffer								

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit
Legend:		C = Writable b	oit, but only 'C	' can be writte	n to clear the bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	)'				
bit 13	1 = Transmitt	mitter in Error S er is in Bus Off	state	bit			
bit 12		ter is not in Bus mitter in Error S		sive bit			
		er is in Bus Pas er is not in Bus		e			
oit 11	1 = Receiver	ver in Error Sta is in Bus Passi is not in Bus Pa	ve state	ve bit			
pit 10	<b>TXWAR:</b> Tran 1 = Transmitt	nsmitter in Erro er is in Error W	r State Warni arning state	•			
bit 9	<b>RXWAR:</b> Red 1 = Receiver	er is not in Erro ceiver in Error S is in Error Warr is not in Error V	State Warning	bit			
bit 8	<b>EWARN:</b> Tra 1 = Transmitt	nsmitter or Rec er or Receiver i	eiver in Error s in Error Sta	State Warning	ate		
bit 7	<b>IVRIF:</b> Invalio	er or Receiver i I Message Rec Request has oc	eived Interrup curred		y state		
bit 6	WAKIF: Bus	Request has no Wake-up Activi Request has oc	ty Interrupt F	ag bit			
	-	Request has no					
bit 5			· ·	ources in CilN	TF<13:8> regist	ter)	
		Request has oc Request has no					
bit 4	-	ited: Read as '					
bit 3	-	Almost Full Inf		it			
		Request has oc					
	0 = Interrupt	Request has no	ot occurred				
bit 2	1 = Interrupt	Buffer Overflow Request has or	curred	ag bit			
bit 1	<b>RBIF:</b> RX Bu	Request has no ffer Interrupt Fla Request has oc	ag bit curred				
bit 0	TBIF: TX Buf	Request has no fer Interrupt Fla Request has oo	ig bit				

## 查询**REGISTER 1946**.<sup>P8</sup>02供存在CAN™ INTERRUPT FLAG REGISTE

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	—	_	_	_	—	_				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
Legend:		C = Writable	bit, but only '0		n to clear the bit						
R = Readab		W = Writable		•	nented bit, read	as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	-	nted: Read as '									
bit 7		d Message Red		ot Enable bit							
		Request Enabl									
bit 6		= Interrupt Request not enabled /AKIE: Bus Wake-up Activity Interrupt Flag bit									
		Request Enabl		lag bit							
		Request not er									
bit 5	-	r Interrupt Enab									
	1 = Interrupt	Request Enabl	ed								
	0 = Interrupt	Request not er	abled								
bit 4	Unimplemer	nted: Read as '	0'								
bit 3		D Almost Full In		e bit							
	1 = Interrupt Request Enabled 0 = Interrupt Request not enabled										
	•										
bit 2		Buffer Overflo		hable bit							
		1 = Interrupt Request Enabled 0 = Interrupt Request not enabled									
bit 1	•	Iffer Interrupt E									
		Request Enabl									
		Request not er									
bit 0	•	ffer Interrupt Er									
	⊥ = menupi	Request Enabl	ea								

#### 查询depic33FI64GP802供应意 REGISTER 19-8: CIEC ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TERR	CNT<7:0>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			RERR	CNT<7:0>				
bit 7							bit 0	
Legend:		C = Writable bit	, but only '	0' can be written to	clear the b	pit		
R = Readable b	it	W = Writable bit	table bit U = Unimplemented bit, read as '0'					
-n = Value at PC	lue at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

#### REGISTER 19-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—				—	—		—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW<1:0>				BRP	°<5:0>		
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ 00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN
	00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = TQ = 2 x 1 x 1/FCAN

© 2009 Microchip Technology Inc.

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
	WAKFIL	_	_	—		SEG2PH<2:0>				
bit 15							bit			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM	S	EG1PH<2:0>	•		PRSEG<2:0>				
bit 7							bit			
Legend:										
R = Readable k	nit	W = Writable b	nit	U = Unimplem	nented hit rea	ad as 'O'				
-n = Value at P		'1' = Bit is set		0' = Bit is clear		x = Bit is unkn	own			
	OR				areu		OWIT			
bit 15	Unimplemen	ted: Read as '0	)'							
bit 14	-			/ake-up bit						
	WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up									
		line filter is not		e-up						
bit 13-11	Unimplemen	ted: Read as 'o	)'							
bit 10-8	SEG2PH<2:0>: Phase Segment 2 bits									
	111 = Length is 8 x Tq									
	•									
	•									
	•									
	000 = Length									
bit 7		Phase Segmen	t 2 Time Sele	ct bit						
	<ul> <li>1 = Freely programmable</li> <li>0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater</li> </ul>									
hit C				on Processing	Time (IPT), w	inichever is great	er			
bit 6	SAM: Sample of the CAN bus Line bit									
	<ul> <li>1 = Bus line is sampled three times at the sample point</li> <li>0 = Bus line is sampled once at the sample point</li> </ul>									
bit 5-3	SEG1PH<2:0>: Phase Segment 1 bits									
	111 = Length is 8 x Tq									
	•									
	•									
	•									
		is 1 x Tq								
bit 2-0	000 = Length		lime Segment	t bits						
bit 2-0	000 = Length	Propagation T	lime Segmen	t bits						
bit 2-0	000 = Length PRSEG<2:0>	Propagation T	Time Segment	t bits						
bit 2-0	000 = Length PRSEG<2:0>	Propagation T	Γime Segmen	t bits						
bit 2-0	000 = Length PRSEG<2:0>	Propagation T	Fime Segment	t bits						

### 查询REGISTER 1941780G作的产产CAN™ ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit		
R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'							

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

-n = Value at POR

FLTENn: Enable Filter n to Accept Messages bits

'1' = Bit is set

1 = Enable Filter n

0 = Disable Filter n

#### REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3BP<3:0>					F2BP	<3:0>	
bit 15	t 15 bit					bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BP<3:0>				F0BP	<3:0>	

bit 7

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-12	<b>F3BP&lt;3:0&gt;:</b> RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer mask for Filter 1 (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

bit 0

REGISTER	19-13:4 CiBU	FPNT2: ECAN	N™ FILTER	4-7 BUFFER	POINTER RI	EGISTER	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7BP<3:0>				F6BF	P<3:0>		
bit 15	it 15					bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5BI	<sup>D</sup> <3:0>			F4BF	P<3:0>	
bit 7							bit 0
Legend:		C = Writable	bit, but only 'C	)' can be written	to clear the bi	t	
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit is unknown			
bit 15-12	1111 = Filte	RX Buffer mas r hits received in r hits received in	n RX FIFO bu				
bit 11-8 bit 7-4	0000 = Filte F6BP<3:0>	er hits received in er hits received in : RX Buffer mas : RX Buffer mas	n RX Buffer 0 k for Filter 6 (		,		

### **霍穆哈FER 39-15:4℃的护中车**产ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0 **F4BP<3:0>:** RX Buffer mask for Filter 4 (same values as bit 15-12)

#### REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11BP<3:0>					F10B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F9BP<3:0>					F8BF	P<3:0>	
bit 7							bit 0
Legend:		C = Writable I	oit, but only 'C	)' can be written	to clear the bi	t	
R = Readable bit $W = Writable bit$				U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-12	F11BP<3:0>: RX Buffer mask for Filter 11 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • • • • • • • • • • • • •						
bit 11-8	F10BP<3:0>:	RX Buffer ma	sk for Filter 1	0 (same values	as bit 15-12)		
bit 7-4	F9BP<3:0>:	RX Buffer masl	k for Filter 9 (	same values as	bit 15-12)		
bit 3-0	F8BP<3:0>:	RX Buffer mas	for Filter 8 (	same values as	bit 15-12)		

#### 查询dsPIC33FJ64GP802供应商 REGISTER 19-15: CIBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15BP<3:0>					F14E	3P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F13BP<3:0>					3P<3:0>			
bit 7							bit 0	
Legend:		C = Writable I	bit, but only '0	' can be written	to clear the b	it		
R = Readable	e bit	W = Writable	-	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$				
bit 15-12	F15BP<3:0	>: RX Buffer ma	sk for Filter 15	5				
		r hits received in						
	1110 = Filte	r hits received ir	n RX Buffer 14	ŀ				
	•							
	•							
	•							
		r hits received ir r hits received ir						
bit 11-8		RX Buffer ma		(same values	as bit 15-12)			

bit 7-4 **F13BP<3:0>:** RX Buffer mask for Filter 13 (same values as bit 15-12) bit 2.0 **F13BP c2:0** : RX Buffer mask for Filter 12 (same values as bit 15-12)

bit 3-0 F12BP<3:0>: RX Buffer mask for Filter 12 (same values as bit 15-12)

查询。PIC33 REGISTER 1		<b>nSiD</b> ECAN • 0-15)	™ ACCEPT	ANCE FILTE	R STANDARI		REGISTER		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16		
bit 7							bit 0		
Legend:		C = Writable b	C = Writable bit, but only '0' can be written to clear the bit						
R = Readable	R = Readable bit		bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		

bit 15-5	SID<10:0>: Standard Identifier bits
	<ul> <li>1 = Message address bit SIDx must be '1' to match filter</li> <li>0 = Message address bit SIDx must be '0' to match filter</li> </ul>
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	<ul> <li>1 = Match only messages with extended identifier addresses</li> <li>0 = Match only messages with standard identifier addresses</li> <li>If MIDE = 0 then:</li> <li>Ignore EXIDE bit.</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	<ul> <li>1 = Message address bit EIDx must be '1' to match filter</li> <li>0 = Message address bit EIDx must be '0' to match filter</li> </ul>

#### 查询dspic33F164CP802供应意 REGISTER 19-17: CIRXENEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

	•						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

#### REGISTER 19-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSł	<<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSł	<<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Fallo	<<1:0>	F2MS	<<1:0>	F1MS	K<1:0>	FOMS	<<1:0>
F3MSF	(<1.0>	1 211101		-			

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask
	10 = Acceptance Mask 2 registers contain mask
	01 = Acceptance Mask 1 registers contain mask
	00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
F15MSK<1:0>		F14MS	F14MSK<1:0>		SK<1:0>	F12MSK<1:0>						
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
F11N	/ISK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	<b>&lt;</b> <1:0>					
bit 7				·			bit					
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bit							
R = Readab	le bit	W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown					
bit 15-14	11 = No ma 10 = Accept 01 = Accept	<b>0&gt;:</b> Mask Sourcesk sk ance Mask 2 re ance Mask 1 re ance Mask 0 re	gisters contair gisters contair	n mask n mask								
bit 13-12	F14MSK<1:	0>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14)							
bit 11-10	F13MSK<1:	0>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14)							
bit 9-8	F12MSK<1:	0>: Mask Sourc	e for Filter 12	bit (same value	es as bit 15-14)							
bit 7-6	F11MSK<1:	0>: Mask Sourc	e for Filter 11	bit (same value	es as bit 15-14)							
bit 5-4	F10MSK<1:	0>: Mask Sourc	e for Filter 10	bit (same value	es as bit 15-14)							
bit 3-2	F9MSK<1:0	>: Mask Source	for Filter 9 bi	t (same values a	as bit 15-14)							
1.14.4.0												

bit 1-0 F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID
bit 15							
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-
SID2	SID1	SID0		MIDE	_	EID17	EID1
bit 7							
Legend:		C – Writable ł	oit but only 'O	' can be written	to clear the bit		
R = Readable	hit	W = Writable			nented bit, read		
-n = Value at I		(1) = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
	SID<10:0>: S	andard Identif	ier bits				
bit 15-5		t SIDx in filter (	comparison				
DIT 15-5		s don't care in t	filter comparis	on			
bit 15-5	0 = Bit SIDx i		-	on			

(i.e., if (Filter SID) = (Message SID) or if (Filter SID/EID) = (Message SID/EID))

- bit 2 Unimplemented: Read as '0'
- bit 1-0 EID<17:16>: Extended Identifier bits
  - 1 = Include bit EIDx in filter comparison
    - 0 = Bit EIDx is don't care in filter comparison

# REGISTER 19-21: CIRXMnEID: ECAN<sup>™</sup> ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0

Legend:	C = Writable bit, but o	nly '0' can be written to clear th	ne bit
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

bit 7

bit 0

查询dsPIC33FI64GP802供应商 REGISTER 19-22: CIRXFULT: ■CAN™ RECEIVE BUFFER FULL REGISTER 1
REGISTER 19-22. CIRAFULT. ECAN *** RECEIVE BUFFER FULL REGISTER I

	• ==• •••						
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

Legend:	C = Writable bit, but only '0	' can be written to clear the bi	t
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

#### REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writable bit, but o	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

### 查询我EGISTER 19-24 CIRXOVE1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15	-	•					bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7			•				bit 0
Legend: C = Writable bit, but only '0' can be written to clear the bit							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

#### **REGISTER 19-25:** CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writable bit, but only '0	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

© 2009 Microchip Technology Inc.

TER 39-26:4 CORMACON ECAL	N™ Tx/Rx BUFFER m CONTROL REGISTER
RECIDIER 13-20. CITRINICON LOAN	

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>				
bit 15		•	ł	ļ	•		bit				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENm	TXABTm <sup>(1)</sup>	TXLARBm <sup>(1)</sup>	TXERRm <sup>(1)</sup>	TXREQm	RTRENm	TXmPF	RI<1:0>				
bit 7							bit				
Legend:		C = Writable k	oit, but only '0'	can be writter	n to clear the bit						
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8		n for Bits 7-0, C		n							
bit 7		RX Buffer Sele									
	1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer										
bit 6	TXABTm: Message Aborted bit <sup>(1)</sup>										
	<ul> <li>1 = Message was aborted</li> <li>0 = Message completed transmission successfully</li> </ul>										
L:1 F	•	•		•							
bit 5		Aessage Lost A									
	<ul> <li>1 = Message lost arbitration while being sent</li> <li>0 = Message did not lose arbitration while being sent</li> </ul>										
bit 4											
	<b>TXERRm:</b> Error Detected During Transmission bit <sup>(1)</sup> 1 = A bus error occurred while the message was being sent										
	0 = A bus error did not occur while the message was being sent										
bit 3		essage Send R		0	5						
		•	•	bit automatic	ally clears when	the message i	s successfull				
	0 = Clearing the bit to '0' while set requests a message abort										
bit 2	RTRENm: Auto-Remote Transmit Enable bit										
		1 = When a remote transmit is received, TXREQ will be set									
		emote transmit	,		unaffected						
bit 1-0		>: Message Tra		iority bits							
		message priori									
		ermediate mess ermediate mess									
	(1) - 1  ow inte	rmediate mess	ane priority								

Note 1: This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

### 查询论。HICECAN Message Baffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

#### BUFFER 19-1: ECAN<sup>™</sup> MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5  | SID4  | SID3  | SID2  | SID1  | SID0  | SRR   | IDE   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	<ul><li>1 = Message will request remote transmission</li><li>0 = Normal message</li></ul>
bit 0	IDE: Extended Identifier bit
	<ul> <li>1 = Message will transmit extended identifier</li> <li>0 = Message will transmit standard identifier</li> </ul>

#### BUFFER 19-2: ECAN™ MESSAGE BUFFER WORD 1

				••••			
U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	—	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

BUPPER 19-	3FJ64GP802			WORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-10 bit 9	RTR: Remote	tended Identifie Transmission will request ren bessage	Request bit	ssion			
bit 8	RB1: Reserve	ed Bit 1					

DIT 8	<b>RB1:</b> Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.

bit 3-0 **DLC<3:0>:** Data Length Code bits

#### BUFFER 19-4: ECAN<sup>™</sup> MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 0			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 **Byte 1<15:8>:** ECAN<sup>™</sup> Message Byte 0

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

### 查询dspice375164GP802供应产MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 2			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

#### BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			В	yte 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			В	yte 4			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	OR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown	

bit 15-8 **Byte 5<15:8>:** ECAN<sup>™</sup> Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

### 查记号ERIA33FJ64CECAN做MeesSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 6			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

#### BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	FILHIT<4:0> <sup>(1)</sup>					
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		_	—	—	_	_	—	
bit 7							bit 0	
r								
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				0' = Bit is cleared $x = Bit is unknown$				

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits<sup>(1)</sup>

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

**Note 1:** Only written by module for receive buffers, unused for transmit buffers.


#### 查询20.0IC:DATA(CONVERTER **INTERFACE (DCI) MODULE**

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04. and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 20. Data Converter Interface (DCI)" (DS70288) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 20.1 **Module Introduction**

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- · Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I<sup>2</sup>S) Interface
- · AC-Link Compliant mode
- The DCI module provides the following general features:
- Programmable word size up to 16 bits
- · Supports up to 16 time slots, for a maximum frame size of 256 bits
- · Data buffering for up to 4 samples without CPU overhead



R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
DCIEN		DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD				
bit 15							bit				
D/M/ O	DAM 0	D/M/ O		11.0	11.0	D/M/ O	D/M/ O				
R/W-0 UNFM	R/W-0 CSDOM	R/W-0 DJST	U-0	U-0	U-0	R/W-0	R/W-0 M<1:0>				
bit 7	CSDOW	DJST	_	—		COFSI	bit				
							DIL				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	DCIEN: DCI I 1 = Module is 0 = Module is		bit								
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	DCISIDL: DC	I Stop in Idle C	ontrol bit								
		rill halt in CPU		U Idle mode							
bit 12	Unimplemen	ted: Read as '	0'								
oit 11	-	<b>DLOOP:</b> Digital Loopback Mode Control bit 1 = Digital Loopback mode is enabled. CSDI and CSDO pins internally connected.									
		opback mode i opback mode i		SDI and CSDO	pins internally	connected.					
oit 10		<b>CSCKD:</b> Sample Clock Direction Control bit 1 = CSCK pin is an input when DCI module is enabled									
		n is an input wh n is an output w									
bit 9	<b>CSCKE:</b> Sample Clock Edge Control bit 1 = Data changes on serial clock falling edge, sampled on serial clock rising edge										
		0	0	dge, sampled o lge, sampled o		0 0					
bit 8	COFSD: Fran	COFSD: Frame Synchronization Direction Control bit									
		n is an input wh n is an output w									
bit 7	UNFM: Unde	rflow Mode bit									
		last value writte '0's on a transr		smit registers o	n a transmit un	derflow					
bit 6	CSDOM: Ser	CSDOM: Serial Data Output Mode bit									
			-	abled transmit ti transmit time sl							
bit 5	DJST: DCI Da	DJST: DCI Data Justification Control bit									
	synchron	ization pulse	C C	during the san		-					
hit 1 0		-	-	one serial cloc	ik cycle atter fra	ame synchroniz	ation puise				
bit 4-2 bit 1-0	-	ted: Read as '									
טונ ו-ט	11 = 20-bit A0 10 = 16-bit A0 01 = I <sup>2</sup> S Fran										

### 

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
_	—		_	BLEN<1:0>		_	COFSG3
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
COFSG<2:0> — WS<3:0>							
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
							-
bit 15-12	Unimplemen	ted: Read as 'd	)'				
bit 11-10	BLEN<1:0>:	Buffer Length C	Control bits				
		-		ween interrupts			
				etween interrupt	S		
				ween interrupts			
<b>h</b> it 0		a word will be b		een interrupts			
bit 9	-	ted: Read as '		6 11 M			
bit 8-5		: Frame Sync ( frame has 16 w		ontrol dits			
		frame has to w	orus				
	•						
	•						
	0010 <b>= Data f</b>	frame has 3 wo	rds				
	0001 <b>= Data</b> f	frame has 2 wo	rds				
	0000 <b>= Data f</b>	frame has 1 wo	rd				
bit 4	Unimplemen	ted: Read as '	)'				
bit 3-0	WS<3:0>: DC	I Data Word Si	ze bits				
	1111 <b>= Data</b> v	word size is 16	bits				
	•						
	•						
	•		·				
		word size is 5 b word size is 4 b					
				nexpected resul	ts may occur.		
	0001 <b>= Invali</b>	d Selection. D	o not use. U	nexpected resul	ts may occur.		
	0000 = <b>Invali</b>	d Selection. D	o not use. U	nexpected resul	ts may occur.		

REGISTER 2	bE3.64@ClC		NTROL RE	GISTER 3				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	—	—		BCG	i<11:8>		
bit 15								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			BCO	G<7:0>				
bit 7	bit 7						bit 0	
1 1								
Legend:								
R = Readable	bit	W = Writable bit $U = Unimplemented bit, read as '0'$						
-n = Value at F	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			

bit 15-12Unimplemented: Read as '0'bit 11-0BCG<11:0>: DCI Bit Clock Generator Control bits

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
_	_	_		SLOT<3:0>						
bit 15							bit			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
—	—	—		ROV	RFUL	TUNF	TMPTY			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15-12	-	ented: Read as '								
bit 11-8	SLOT<3:0>: DCI Slot Status bits									
	1111 = Slot 15 is currently active									
	•									
	•									
	0010 <b>= Slo</b> t	2 is currently ac	tive							
		1 is currently ac								
		0 is currently ac								
bit 7-4 bit 3	-	ented: Read as '								
DIT 3	<b>ROV:</b> Receive Overflow Status bit 1 = A receive overflow has occurred for at least one receive register									
	1 = A receive overflow has occurred for at least one receive register 0 = A receive overflow has not occurred									
bit 2	RFUL: Receive Buffer Full Status bit									
	1 = New data is available in the receive registers									
	0 = The receive registers have old data									
bit 1	TUNF: Transmit Buffer Underflow Status bit									
	<ul> <li>1 = A transmit underflow has occurred for at least one transmit register</li> <li>0 = A transmit underflow has not occurred</li> </ul>									
				-						
bit 0	<b>TMPTY:</b> Transmit Buffer Empty Status bit 1 = The transmit registers are empty									
bit 0		nsmit registers ar	e emptv							

### 查

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	
bit 15	bit 15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	
bit 7		•					bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					

### **查爸店时**在20-5.64(RSCO林应商RECEIVE SLOT CONTROL REGISTER

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

#### REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0
bit 7	bit 7						bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' =			'0' = Bit is cleared x = Bit is unknown				

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

## 查询**和OIC310-BIT/A2)BIT/A**ALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 16. Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

## 21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 21-1 and Figure 21-2.

## 21.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
  - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
  - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
  - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
  - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
  - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
  - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
  - a) Clear the AD1IF bit
  - b) Select ADC interrupt priority

## 21.3 ADC and DMA


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA standalone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.










#### 查询床 2433FJ640A0C2C 按 IN FR SION CLOCK PERIOD BLOCK DIAGRAM



## 查询REGISTER 2014 6P8 0 A0共 CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS				
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE				
bit 7							bit				
Legend:		HC = Cleared	by hardware	HS = Set by I	nardware	C = Clea	r only bit				
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15		Operating Moo dule is operatir ff									
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	1 = Discontir	•	bit eration when de tion in Idle mod		le mode						
	channel t 0 = DMA buf	that is the sam fers are writter	n in the order of e as the addres n in Scatter/Gat ased on the inde	ss used for the her mode. The	non-DMA stan module provid	d-alone buffer des a scatter/g	ather addres				
bit 11		ted: Read as '			5 1						
bit 10	AD12B: 10-B	it or 12-Bit Op	eration Mode bi	it							
		-channel ADC channel ADC	•								
bit 9-8	FORM<1:0>:	Data Output F	ormat bits								
	10 = Fraction 01 = Signed i 00 = Integer (	ractional (Dou al (Dout = ddo nteger (Dout = Dout = 0000	T = sddd dddo dd dddd dd00 = ssss sssd 00dd dddd o	) 0000 <b>)</b> dddd dddd, <b>v</b>							
	11 = Signed f 10 = Fraction 01 = Signed I	For 12-bit operation: 11 = Signed fractional (DOUT = sddd dddd dddd 0000, where s = .NOT.d<11>) 10 = Fractional (DOUT = dddd dddd dddd 0000) 01 = Signed Integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (DOUT = 0000 dddd dddd dddd)									
bit 7-5	<ul> <li>00 = Integer (DOUT = 0000 dddd dddd dddd)</li> <li>SSRC&lt;2:0&gt;: Sample Clock Source Select bits</li> <li>111 = Internal counter ends sampling and starts conversion (auto-convert)</li> <li>110 = Reserved</li> <li>101 = Reserved</li> <li>100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion</li> <li>011 = Reserved</li> <li>010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion</li> <li>011 = Active transition on INT0 pin ends sampling and starts conversion</li> <li>000 = Clearing sample bit ends sampling and starts conversion</li> </ul>										
	011 = Reserv 010 = GP tim 001 = Active	ved er (Timer3 for transition on IN	ADC1) compare	ampling and sta	arts conversion						

## 童達GISTER 32年1640和2000 (中立 落DC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS&lt;1:0&gt; = 1x); or     Samples CH0 and CH1 simultaneously (when CHPS&lt;1:0&gt; = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	<ul> <li>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set</li> <li>0 = Sampling begins when SAMP bit is set</li> </ul>
bit 1	SAMP: ADC Sample Enable bit
	<ul> <li>1 = ADC sample/hold amplifiers are sampling</li> <li>0 = ADC sample/hold amplifiers are holding</li> <li>If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1.</li> <li>If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</li> </ul>
bit 0	<ul> <li>DONE: ADC Conversion Status bit</li> <li>1 = ADC conversion cycle is completed.</li> <li>0 = ADC conversion not started or in progress</li> </ul>
	Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

## 查询REGISTER 2142-P802004 CON2: ADC1 CONTROL REGISTER 2

R/W-0	R/V	V-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	VCFG-	<2:0>			_	CSCNA	CHPS	5<1:0>				
bit 15								bit				
R-0	U-	·0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUFS	_	-		SMPI	<3:0>		BUFM	ALTS				
bit 7								bit				
Legend:												
R = Readab	la hit		W = Writab	le hit	II – Unimple	emented bit, read	1 as 'O'					
-n = Value at POR (1' = Bit is set		$0^{\circ} = \text{Bit is closed}$		x = Bit is unkr	NOWD							
			1 – Dit 13 3			curcu		lowin				
bit 15-13	VCFG-	<2:0>:	Converter Vo	oltage Reference	Configuratior	n bits						
			DREF+	ADREF-								
	000		Avdd	Avss	_							
	001		nal VREF+	Avss								
	010		Avdd	External VREF-	_							
	011	Exter	nal VREF+	External VREF-								
	1xx		Avdd	Avss								
bit 12-11	Unimp	lemen	ted: Read as	s'0'								
bit 10	CSCN	A: Scar	n Input Seleo	ctions for CH0+ d	uring Sample	A bit						
	1 = Sc											
<b>h</b> it 0 0		<ul> <li>0 = Do not scan inputs</li> <li>CHPS&lt;1:0&gt;: Selects Channels Utilized bits</li> </ul>										
bit 9-8		CHPS<1:0>: Selects Channels Utilized bits When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'										
				CH2 and CH3								
			CH0 and C	H1								
h:4 7	00 = C			it (an luu valial vultar								
bit 7		<b>BUFS:</b> Buffer Fill Status bit (only valid when $BUFM = 1$ ) 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7										
				g buffer 0x0-0x7,								
bit 6	Unimp	lemen	ted: Read as	s '0'								
bit 5-2	SMPI<	<b>3:0&gt;:</b> S	Selects Incre	ment Rate for DM	IA Addresses	bits or number	of sample/conv	ersion				
	-	operations per interrupt										
	1111 =	1111 = Increments the DMA address or generates interrupt after completion of every 16th sample/ conversion operation										
	1110 =		•	MA address or ge	enerates inter	rrupt after comp	letion of every	15th sample				
		conve	rsion operati	on								
	•											
	•											
				/IA address after /IA address after								
bit 1			Fill Mode S									
				address 0x0 on fil uffer at address 0		nd 0x8 on next i	nterrupt					
bit 0	ALTS:	Alterna	ate Input Sar	nple Mode Select	bit							
				elects for Sample		mple and Sample	e B on next sar	mple				
	0 = Alv	ways u	ses channel	input selects for \$	Sample A							

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
ADRC					SAMC<4:0>(1	)						
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			ADCS	<7:0> <sup>(2)</sup>								
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable bi	t	U = Unimpler	mented bit, rea	d as '0'						
-n = Value at		'1' = Bit is set	-	'0' = Bit is cle		x = Bit is unk	nown					
	-											
bit 15	ADRC: ADC	Conversion Cloc	k Source bit									
		rnal RC clock										
		rived from system										
bit 14-13	•	Unimplemented: Read as '0'										
bit 12-8		: Auto Sample Tir	me bits <sup>(1)</sup>									
	11111 = 31	TAD										
	•											
	•											
	00001 = 1 T											
	$00000 = 0 T_{4}$											
bit 7-0	ADCS<7:0>:	ADC Conversion	n Clock Sele	ct bits <sup>(2)</sup>								
	11111111 =	Reserved										
	•											
	•											
	•											
	•	<b>_</b>										
	01000000 =	Reserved TCY · (ADCS<7:	0 > + 1) - 64									
	•		02 1 1) = 01									
	•											
	•											
	00000010 =	TCY · (ADCS<7:	0> + 1) = 3	• TCY = TAD								
		TCY · (ADCS<7:										
		TCY · (ADCS<7:	• · ·									

## 查询doPIC33FJ64CP802供应态

2: This bit is not used if AD1CON3<15> (ADRC) = 1.

## 查询REGISTER 2614 P80 ADTCOR4: ADC1 CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	_	
bit 15		·					bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	—	—	—		DMABL<2:0>		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknowr			nown	

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input 001 = Allocates 2 words of buffer to each analog input

000 =Allocates 2 words of buffer to each analog input

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_		—	_	—	CH123	NB<1:0>	CH123SB				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
—	_	_	—	—	CH123	VA<1:0>	CH123SA				
bit 7							bit (				
Levende											
Legend: R = Readab	la hit	W = Writable	hit.	II – Unimplo	mented bit, rea	d oo '0'					
-n = Value a		'1' = Bit is set	'0' = Bit is cle	,	x = Bit is unl						
				0 = Bit is cit	eareu						
bit 15-11	Unimpleme	nted: Read as '	0'								
bit 10-9	CH123NB<1	CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits									
		When AD12B = 1, CHxNB is: U-0, Unimplemented, Read as '0'									
		<ul> <li>11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11</li> <li>10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8<sup>(1)</sup></li> </ul>									
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8. <sup>(7)</sup> 0x = CH1, CH2, CH3 negative input is VREF-										
bit 8			•		ple B bit						
	CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0'										
		1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5									
	0 = CH1 pos	itive input is AN	0, CH2 positiv	e input is AN1	, CH3 positive i	nput is AN2					
bit 7-3	Unimpleme	nted: Read as '	0'								
bit 2-1		:0>: Channel 1,			•	S					
		When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11									
		egative input is A									
		H2, CH3 negati			IN7, CH3 negat	ive input is AN	10` '				
bit 0		Channel 1, 2, 3 F	•		ple A bit						
		B = 1, CHxSA i	-		-						
		,	,								

**Note 1:** This bit setting is Reserved in dsPIC33FJ128GPX02, dsPIC33FJ64GPX02 and dsPIC33FJGPX02 (28pin) devices.

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CH0NB		—			CH0SB<4:0>							
bit 15							bit					
D/M/ O			D/M/ O	DAM 0	D/M/ O	DAMO	DAMO					
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0 CH0SA<4:0>	R/W-0	R/W-0					
CH0NA bit 7	_	_			CH05A<4.0>		bit					
Legend:												
R = Readable I	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown					
bit 15	CHONB: Ch	annel 0 Negativ	- Input Select	for Sample B I	nit							
bit 10	Same defini	-										
bit 14-13	Unimpleme	nted: Read as '	0'									
bit 12-8 CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits												
	01100 = Channel 0 positive input is AN12 01011 = Channel 0 positive input is AN11											
	01011 = Ch	annel 0 positive	input is AN11									
	•											
	•											
	01000 = Channel 0 positive input is AN8 <sup>(1)</sup> 00111 = Channel 0 positive input is AN7 <sup>(1)</sup>											
	00110 = Channel 0 positive input is AN(*)											
	•											
	• 00010 = Ch	annel 0 positive	input is AN2									
		annel 0 positive										
	00000 = Ch	annel 0 positive	input is AN0									
bit 7	CH0NA: Channel 0 Negative Input Select for Sample A bit											
	1 = Channel 0 negative input is AN1											
	0 = Channel 0 negative input is VREF-											
bit 6-5	-	nted: Read as '										
bit 4-0		>: Channel 0 Po	-	-	le A bits							
		annel 0 positive										
	•	annel 0 positive	Input is ANTT									
	•											
	01000 = Channel 0 positive input is AN8 <sup>(1)</sup>											
	00111 = Channel 0 positive input is AN7 <sup>(1)</sup> 00110 = Channel 0 positive input is AN6 <sup>(1)</sup>											
	•											
	•											
	00010 = Ch	annel 0 positive	input is AN2									
	00001 = Ch	annel 0 positive	input is AN1									
		annel 0 positive										

# 查询我EBISTER 21-6. P802供研究: ADC1 INPUT CHANNEL 0 SELECT REGISTER

Note 1: These bit settings (AN6, AN7 and AN8) are reserved on dsPIC33FJ128GPX02, dsPIC33FJ64GPX02 and dsPIC33FJ32GPX02 (28-pin) devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15				•	•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7				•			bit (
Legend:							
R = Readable bit W = Writable bit		pit	U = Unimplemented bit, read as '0'				

## REGISTER 24-7.64 AD CSSL ADC1 INPUT SCAN SELECT REGISTER LOW<sup>(1,2)</sup>

bit 15-12 Unimplemented: Read as '0'

-n = Value at POR

bit 11-0 CSS<11:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

'1' = Bit is set

0 = Skip ANx for input scan

**Note 1:** On devices without 13 analog inputs, all AD1CSSL bits can be selected by the user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

'0' = Bit is cleared

x = Bit is unknown

**2:** CSSx = ANx, where x = 0 through 12.

#### **REGISTER 21-8:** AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW<sup>(1,2,3)</sup>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	
						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$				
	R/W-0 PCFG6	 R/W-0 R/W-0 PCFG6 PCFG5 it W = Writable b	—         —         PCFG12           R/W-0         R/W-0         R/W-0           PCFG6         PCFG5         PCFG4           it         W = Writable bit	—         —         PCFG12         PCFG11           R/W-0         R/W-0         R/W-0         R/W-0           PCFG6         PCFG5         PCFG4         PCFG3           it         W = Writable bit         U = Unimpler	—         —         PCFG12         PCFG11         PCFG10           R/W-0         R/W-0         R/W-0         R/W-0         R/W-0           PCFG6         PCFG5         PCFG4         PCFG3         PCFG2           it         W = Writable bit         U = Unimplemented bit, read	—         —         PCFG12         PCFG11         PCFG10         PCFG9           R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0           PCFG6         PCFG5         PCFG4         PCFG3         PCFG2         PCFG1           it         W = Writable bit         U = Unimplemented bit, read as '0'         U         U         U         U	

bit 15-13 Unimplemented: Read as '0'

bit 12-0 **PCFG<12:0>:** ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 13 analog inputs, all PCFG bits are R/W by user software. However, the PCFG bits are ignored on ports without a corresponding input on device.
  - **2:** PCFGx = ANx, where x = 0 through 12.
  - **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx Register. In this case all port pins multiplexed with ANx will be in Digital mode.

### 查询22.01C治UDIQIDICITAL者O-ANALOG CONVERTER (DAC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 33. Audio Digital-to-Analog Converter (DAC)", (DS70211) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage dsPIC33FJ64GP804 output for the and dsPIC33FJ128GP804 devices. The dsPIC33FJ64GP802 dsPIC33FJ128GP802 and devices provide positive DAC output and negative DAC output voltages.

## 22.1 Key Features

- 16-bit resolution (14-bit accuracy)
- Second-Order Digital Delta-Sigma Modulator
- 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- 100 ksps Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- Differential Analog Outputs
- Signal-To-Noise: 90 dB
- 4-deep input Buffer
- 16-bit Processor I/O, and DMA interfaces

## 22.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 22-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT register should be initialized with a "safe" output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide "noise shaping" to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

**Note:** The DAC module is designed specifically for audio applications and is not recommended for control type applications.

## 22.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control (FORM<8>) bit in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for "Unsigned data" then the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for "signed data" then the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage


The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

#### 查到ds时ACBCJ66RP802供应商


The DAC clock signal clocks the internal logic of the Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator.

The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.





#### FIGURE 22-2: AUDIO DAC OUTPUT FOR RAMP INPUT (UNSIGNED)



R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0			
DACEN	_	DACSIDL	AMPON		—	—	FORM			
bit 15	·	·	•	•		·	b			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1			
_				DACFDIV<6:0	)>					
bit 7							b			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	DACEN: DA	C1 Enable bit								
	1 = Enables									
	0 = Disables									
bit 14	-	nted: Read as '								
bit 13		Stop in Ideal Moo								
		nue module ope e module operat			lle mode					
bit 12	AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop-in Idle Mode									
		Output Amplifier Output Amplifier								
bit 11-9	-	nted: Read as '		5 1	·					
bit 8	-	a Format Select								
	1 = Signed integer									
	0 = Unsigned integer									
bit 7	Unimpleme	nted: Read as '	0'							
bit 6-0	DACFDIV<6	:0>: DAC Clock	Divider							
	1111111 =	Divide input clo	ck by 128							
	•									
	•									
	•									
	0000101 =	Divide input clo	ck by 6 (defa	iult)						
	•									
	•									
	-	Divide input clo	ck by 3							
		Divide input clo								
	0000000 =									

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0			
LOEN	—	LMVOEN	—		LITYPE	LFULL	LEMPTY			
bit 15							bit			
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0			
ROEN		RMVOEN		_	RITYPE	RFULL	REMPTY			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable b	it	U = Unimple	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown			
bit 15		: Channel DAC out e and negative DA	•	vro onoblad						
		utputs are disabled	•	are enabled.						
bit 14	Unimpleme	ented: Read as '0'								
bit 13	LMVOEN:	Left Channel Midpo	oint DAC ou	utput voltage er	nable					
		nt DAC output is e nt output is disable								
bit 12-11	Unimplemented: Read as '0'									
bit 10	LITYPE: Le	eft Channel Type o	f Interrupt							
		pt if FIFO is EMPT pt if FIFO is NOT F								
bit 9	LFULL: Sta	atus, Left Channel	Data input I	FIFO is FULL						
	1 = FIFO is 0 = FIFO is									
bit 8	LEMPTY: Status, Left Channel Data input FIFO is EMPTY									
	1 = FIFO is	s Empty. s not Empty.								
bit 7		ht Channel DAC o	utput enabl	e						
	•	e and negative DA	•							
		utputs are disabled								
bit 6	-	ented: Read as '0'								
bit 5		Right Channel Mid	-	output voltage	enable					
	•	nt DAC output is e nt output is disable								
bit 4-3	-	ented: Read as '0'								
bit 2	RITYPE: R	ight Channel Type	of Interrupt							
		pt if FIFO is EMPT pt if FIFO is NOT F								
bit 1	RFULL: Sta	atus, Right Channe	el Data inpu	t FIFO is FULL						
	1 = FIFO									
	0 = FIFO	is not full.								
1.11.0										
bit 0	<b>REMPTY:</b> S 1 = FIFO is	Status, Right Chan	nel Data inp	out FIFO is EM	PTY					

## 查询REGISTER 2243P8 DAte 10百五. T: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			DACDF	LT<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			DACD	FLT<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		0' = Bit is cleared x = Bit is ur		x = Bit is unkr	nown	

bit 15-0 DACDFLT<15:0>: DAC Default Value

#### REGISTER 22-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLD	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLI	DAT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 DACLDAT<15:0>: Left Channel Data Port

#### REGISTER 22-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRE	OAT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	1011 0			DAT<7:0>	1,110	1,110	1411 0
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 DACRDAT<15:0>: Right Channel Data Port

查句ESPIC33FJ64GP802供应商


## 查询23.0IC COMRARATOR MODULE

- Note 1: This data sheet summarizes the features of dsPIC33FJ32GP302/304, the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 34. Comparator" (DS70212) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".





#### 查询dsPIC33FJ64GP802供应商 REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CMIDL	0-0	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN <sup>(1)</sup>	C1OUTEN <sup>(2)</sup>				
bit 15		CZEVI	CIEVI	C2EN	CTEN	C200TEIN 7	bit 8				
DIL 15							DILC				
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS				
bit 7							bit (				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown				
bit 15	CMIDL: Stop	in Idle Mode									
		evice enters Idle e normal modul			nerate interrup	ts. Module is stil	l enabled.				
bit 14		ted: Read as '	•								
bit 13	-	parator 2 Even									
DIL 13		ator output char									
				ates							
bit 12	<ul> <li>0 = Comparator output did not change states</li> <li>C1EVT: Comparator 1 Event</li> </ul>										
	1 = Comparator output changed states										
	0 = Comparator output did not change states										
bit 11	C2EN: Comparator 2 Enable										
	1 = Comparator is enabled										
	-	ator is disabled									
hit 10	C1EN: Comparator 1 Enable										
bit 10	•		9								
	1 = Compara	ator is enabled	9								
	1 = Compara 0 = Compara	ator is enabled ator is disabled		(1)							
bit 9	1 = Compara 0 = Compara <b>C2OUTEN:</b> (	ator is enabled ator is disabled Comparator 2 O	utput Enable								
	1 = Compara 0 = Compara <b>C2OUTEN:</b> ( 1 = Compara	ator is enabled ator is disabled	utput Enable <sup>(</sup> iven on the o	utput pad							
bit 9	1 = Compara 0 = Compara <b>C2OUTEN:</b> ( 1 = Compara 0 = Compara	ator is enabled ator is disabled Comparator 2 C ator output is dr	utput Enable <sup>(</sup> iven on the o ot driven on th	utput pad ne output pad							
bit 9	1 = Compara 0 = Compara <b>C2OUTEN:</b> ( 1 = Compara 0 = Compara <b>C1OUTEN:</b> ( 1 = Compara	ator is enabled ator is disabled Comparator 2 C ator output is dr ator output is no Comparator 1 C ator output is dr	output Enable <sup>(</sup> iven on the o ot driven on th output Enable <sup>(</sup> iven on the o	utput pad ne output pad (2) utput pad							
bit 9 bit 8	1 = Compara 0 = Compara <b>C2OUTEN:</b> (1 1 = Compara 0 = Compara <b>C1OUTEN:</b> (1 1 = Compara 0 = Compara	ator is enabled ator is disabled Comparator 2 O ator output is dr ator output is no Comparator 1 O ator output is dr ator output is no	output Enable iven on the o ot driven on th output Enable iven on the o ot driven on th	utput pad ne output pad (2) utput pad							
bit 9	1 = Compara 0 = Compara <b>C2OUTEN:</b> (1 1 = Compara 0 = Compara <b>C1OUTEN:</b> (1 1 = Compara 0 = Compara 0 = Compara	ator is enabled ator is disabled Comparator 2 C ator output is dr ator output is no Comparator 1 C ator output is dr ator output is no ator output is no	output Enable iven on the o ot driven on th output Enable iven on the o ot driven on th	utput pad ne output pad (2) utput pad							
bit 9 bit 8	1 = Compara 0 = Compara <b>C2OUTEN:</b> (1 1 = Compara 0 = Compara <b>C1OUTEN:</b> (1 1 = Compara 0 = Compara <b>C2OUT:</b> Com <u>When C2INV</u>	ator is enabled ator is disabled Comparator 2 C ator output is dr ator output is no Comparator 1 C ator output is dr ator output is no aparator 2 Outp $\frac{1}{2} = 0$ :	output Enable iven on the o ot driven on th output Enable iven on the o ot driven on th	utput pad ne output pad (2) utput pad							
bit 9 bit 8	1 = Compara 0 = Compara <b>C2OUTEN:</b> (1 1 = Compara 0 = Compara <b>C1OUTEN:</b> (1 1 = Compara 0 = Compara <b>C2OUT:</b> Com <u>When C2INV</u> 1 = C2 VIN+	ator is enabled ator is disabled Comparator 2 C ator output is dr ator output is no Comparator 1 C ator output is dr ator output is no aparator 2 Outp $\frac{V}{2} = 0$ : > C2 VIN-	output Enable iven on the o ot driven on th output Enable iven on the o ot driven on th	utput pad ne output pad (2) utput pad							
bit 9 bit 8	1 = Compara 0 = Compara <b>C2OUTEN:</b> (1 1 = Compara 0 = Compara <b>C1OUTEN:</b> (1 1 = Compara 0 = Compara <b>C2OUT:</b> Com <u>When C2INV</u>	ator is enabled ator is disabled Comparator 2 C ator output is dr ator output is no Comparator 1 C ator output is dr ator output is no parator 2 Outp $\frac{f}{2} = 0$ : > C2 VIN- < C2 VIN-	output Enable iven on the o ot driven on th output Enable iven on the o ot driven on th	utput pad ne output pad (2) utput pad							
bit 9 bit 8	1 = Compara 0 = Compara <b>C2OUTEN:</b> (1 1 = Compara 0 = Compara <b>C1OUTEN:</b> (1 1 = Compara 0 = Compara <b>C2OUT:</b> Com <u>When C2INV</u> 1 = C2 VIN+ 0 = C2 VIN+	ator is enabled ator is disabled Comparator 2 C ator output is dr ator output is no Comparator 1 C ator output is dr ator output is no parator 2 Outp $\frac{f}{2} = 0$ : > C2 VIN- < C2 VIN- $\frac{f}{2} = 1$ : > C2 VIN-	output Enable iven on the o ot driven on th output Enable iven on the o ot driven on th	utput pad ne output pad (2) utput pad							

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
  - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

## 查询REGISTER 23417-80 CMC CME COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C1OUT: Comparator 1 Output bit
	When $C1INV = 0$ :
	1 = C1 VIN + > C1 VIN-
	0 = C1 VIN + < C1 VIN -
	When $C1INV = 1$ :
	0 = C1  VIN + > C1  VIN
	1 = C1  VIN+ < C1  VIN-
bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted
	0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted
	0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 23-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	1 = Input is connected to VIN+
	<ul> <li>Input is connected to CVREF</li> <li>See Figure 23-1 for the comparator modes.</li> </ul>
bit 1	
	C1NEG: Comparator 1 Negative Input Configure bit
	<ul> <li>1 = Input is connected to VIN+</li> <li>0 = Input is connected to VIN-</li> </ul>
	See Figure 23-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 23-1 for the comparator modes.
Note 1	If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See
1010 1.	Section 11.6 "Peripheral Pin Select" for more information.

2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

#### 23 Ads RComparator Wolfage Reference


#### 23.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 23-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

#### FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



## 查询REGISTER 12342P8 (CVR CON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	—	_	_	—	_	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CVREN	CVROE	CVRR	CVRSS		CVF	R<3:0>			
bit 7							bit (		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'			
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	s unknown		
bit 6	0 = CVREF ci CVROE: Com 1 = CVREF vo	rcuit powered rcuit powered parator VREF oltage level is o oltage level is o	down Output Enable output on CVR		ı				
bit 5	1 = CVRSRC	U U	be 0 to 0.625 0	n bit CVRSRC with C <sup>V</sup> 9 CVRSRC with					
bit 4	1 = Compara	CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source CVRSRC = VREF+ – VREF- 0 = Comparator reference source CVRSRC = AVDD – AVSS							
bit 3-0	<u>When CVRR</u> CVREF = (CV <u>When CVRR</u>	$CVR<3:0>: Comparator VREF Value Selection 0 \le CVR<3:0> \le 15 bits$ $\frac{When CVRR = 1:}{CVREF = (CVR<3:0>/24) \bullet (CVRSRC)}$ $\frac{When CVRR = 0:}{CVREF = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)}$							

© 2009 Microchip Technology Inc.

查句ESPIC33FJ64GP802供应商

## 查询24.0IC:REAU;TME;CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04. and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 37. Real-Time Clock (RTCC)" and Calendar of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices, and its operation. The following are some of the key features of this module:

- Time: hours, minutes, and seconds
- 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.



#### FIGURE 24-1: RTCC BLOCK DIAGRAM

#### 2421 ds IRTCCF Middle Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

#### 24.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 24-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 24-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 24-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

#### TABLE 24-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11		_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

#### 24.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 24-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 24-1.

#### EXAMPLE 24-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-						
RTCEN <sup>(2)</sup>	—	RTCWREN	RTCSYNC	HALFSEC <sup>(3)</sup>	RTCOE	RTCPT	R<1:0>						
bit 15													
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-						
bit 7			CAL	_<7:0>									
Legend:													
R = Readable I	bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	iown						
L:4 C													
bit 15		CC Enable bit <sup>(2)</sup> module is enable											
		module is disable											
bit 14	Unimpleme	ented: Read as '	0'										
bit 13	RTCWREN	RTCC Value Re	egisters Write	e Enable bit									
				an be written to b re locked out from		n to by the user							
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit												
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripp resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.												
				registers can be	e read without	concern over a	rollover						
bit 11	HALFSEC:	Half-Second Sta	tus bit <sup>(3)</sup>										
		I half period of a											
bit 10	RTCOE: RT	CC Output Enat	ole bit										
		output enabled											
		output disabled	Decister Wi	ndow Dointor bit	-								
bit 9-8	Points to the	e corresponding	RTCC Value	ndow Pointer bit registers when r	eading RTCV								
	the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. RTCVAL<15:8>:												
	00 = MINUT												
	01 = WEEKDAY												
	10 = MONTH 11 = Reserved												
	$\frac{RTCVAL<7:0>:}{2}$												
	00 = SECO	NDS											
	01 = HOUR	S											
	10 = DAY 11 = YEAR												

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

## **查氏GISTER 2411** 164(RCFGCA位 密TCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment
	11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute
NI. 4 . 4	

- Note 1: The RCFGCAL register is only affected by a POR.
  - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

## 

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	_	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
_	_	_	—	—		RTSECSEL <sup>(1)</sup>	PMPTTL		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	<ul> <li>1 = RTCC seconds clock is selected for the RTCC pin</li> <li>0 = RTCC alarm pulse is selected for the RTCC pin</li> </ul>
bit 0	<b>PMPTTL:</b> PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME		AMA	SK<3:0>		ALRMPT	[R<1:0>
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ARP	T<7:0>			
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15		arm Enable bit					
bit 14		enabled (clear = 0) disabled	ed automatic	ally after an ala	arm event whe	never ARPT<7:	0> = 00h a
511 14	1 = Chime is	enabled; ARP		re allowed to ro top once they re		to FFh	
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuratior	n bits			
	0000 = Ever	y half second					
	0001 = Ever						
		y 10 seconds					
	0011 = Ever						
	0100 = Ever						
	0110 = Once						
	0111 = Once	•					
	1000 = Once	a month					
				ured for Februa	ry 29th, once e	very 4 years)	
		erved – do not u					
		erved – do not u					
bit 9-8			•	Vindow Pointer			
		corresponding /				LH and ALRMV	ALL rogicto
				egisters when re			
		R<1:0> value de		egisters when re every read or w			
	ALRMVAL<1	R<1:0> value de <u>5:8&gt;:</u>					
	<u>ALRMVAL&lt;1</u> 00 = ALRMM	R<1:0> value de <u>5:8&gt;:</u> 1IN					
	ALRMVAL<1	R<1:0> value do <u>5:8&gt;:</u> 1IN /D					
	ALRMVAL<1 00 = ALRMM 01 = ALRMM	R<1:0> value de <u>5:8&gt;:</u> 1IN /D INTH					
	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM	R<1:0> value de <u>5:8&gt;:</u> IIN VD INTH emented					
	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented <u>:0&gt;:</u> EC					
	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple <u>ALRMVAL&lt;7</u> 00 = ALRMS 01 = ALRMH	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented : <u>0&gt;:</u> EC IR					
	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple <u>ALRMVAL&lt;7</u> 00 = ALRMS 01 = ALRMH 10 = ALRMD	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented <u>:0&gt;:</u> EC IR /AY					
hit 7-0	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMD 10 = ALRMD 11 = Unimple	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented <u>:0&gt;:</u> EC IR PAY emented	ecrements on	every read or w			
bit 7-0	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMM 10 = ALRMD 11 = Unimple ARPT<7:0>:	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented : <u>0&gt;:</u> EC IR OAY emented Alarm Repeat	ecrements on	every read or w			
bit 7-0	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMM 10 = ALRMD 11 = Unimple ARPT<7:0>:	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented <u>:0&gt;:</u> EC IR PAY emented	ecrements on	every read or w			
bit 7-0	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMM 10 = ALRMD 11 = Unimple ARPT<7:0>:	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented : <u>0&gt;:</u> EC IR OAY emented Alarm Repeat	ecrements on	every read or w			
bit 7-0	ALRMVAL<1 00 = ALRMW 01 = ALRMW 10 = ALRMW 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMD 11 = Unimple ARPT<7:0>: 11111111 =	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented <u>:0&gt;:</u> EC IR AY emented Alarm Repeat Alarm will repe	ecrements on Counter Valu at 255 more t	every read or w			
bit 7-0	ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMM 10 = ALRMD 11 = Unimple ARPT<7:0>: 11111111 = • •	R<1:0> value de <u>5:8&gt;:</u> IIN /D INTH emented <u>:0&gt;:</u> EC IR Alarm Repeat Alarm will repe	ecrements on Counter Valu at 255 more t epeat	every read or w	rite of ALRMVA	LH until it reach	nes '00'.

## 

## 查询REGISTER 2444P8(R供放商WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
YRTEN<3:0>			YRONE<3:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown		

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

## **REGISTER 24-5:** RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>			DAYON	IE<3:0>	
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

© 2009 Microchip Technology Inc.

## dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

# 全國的世紀24年6.64(RTCV社成) REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	—	—		—		WDAY<2:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	HRTEI	N<1:0>		HRONE<3:0>		
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			
bit 15-11	Unimpleme	nted: Read as '	0'				
bit 10-8	WDAY<2:0>	: Binary Coded	Decimal Valu	ie of Weekday D	igit; contains	a value from 0 t	o 6
bit 7-6	Unimpleme	nted: Read as '	0'				

Unimplemented: Read as '0' bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2 bit 3-0

HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 24-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	MINTEN<2:0>				MINON	E<3:0>	
bit 15							bit 8

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		SECTEN<2:0>			SECON	IE<3:0>	
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

## dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

#### 查询REGISTER 2448 P80A 供用加强L (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—		MTHTEN0		MTHON	VE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	DAYTE	EN<1:0>		DAYON	IE<3:0>	
bit 7							bit 0

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 24-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	_	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

© 2009 Microchip Technology Inc.

## **<u>REGISTER 24-16:4</u>** ARMVAU (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN<2:0>			SECONE<3:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	d as '0'		
-n = Value at P	t POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown			nown			

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

## 查询25.01C BROGRAMMABEE CYCLIC **REDUNDANCY CHECK (CRC) GENERATOR**

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304, of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 36. Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

#### 25.1 **Overview**

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN<3:0>) bits, respectively.

#### EQUATION 25-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 25-1.

TABLE 25-1:	EXAMPLE CRC SETUP
-------------	-------------------


Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 25-2.







#### 25.2 User Interface

#### 25.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<(+:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) \* VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 25.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

#### 25.2.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

#### 25.3 Operation in Power Save Modes

#### 25.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

#### 25.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

## 查询25.4IC38egisters02供应商

The CRC module provides the following registers:

- CRC Control Register
- CRC XOR Polynomial Register

#### REGISTER 25-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL			VWORD<4:0>	•	
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO		PLEN	<3:0>	
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> is greater than 7, or 16 when PLEN<3:0> is less than or equal to 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = Turn off CRC serial shifter after FIFO is empty
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

# 霍福島FIER 25-2. CRCXOR CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				—
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-1 X<15:1>: XOR of Polynomial Term X<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'


### 

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04. and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 35. Parallel Master (PMP)" Port (DS70299) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode
  - up to 11 address lines with single chip select
  - up to 12 address lines without chip select
- One Chip Select Line
- Programmable Strobe Options
  - Individual Read and Write Strobes or;
  - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels



#### FIGURE 26-1: PMP MODULE OVERVIEW

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
oit 15							bit
D/M/ O	D/M/ O	R/W-0 <sup>(1)</sup>		R/W-0 <sup>(1)</sup>	D/M/ O	D/M/ O	
R/W-0 CSF1	R/W-0 CSF0	ALP	U-0	CS1P	R/W-0 BEP	R/W-0 WRSP	R/W-0 RDSP
bit 7	0310	ALF	_	COIF	DEF	WNOF	bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	<b>PMPEN</b> · Par	allel Master Po	rt Enable bit				
511 15	1 = PMP en						
	0 = PMP dis	abled, no off-cl	nip access per	formed			
bit 14	Unimpleme	nted: Read as	0'				
bit 13		in Idle Mode b					
		nue module op			lle mode		
L:4 0 44		e module opera			4: and h:4a(1)		
oit 12-11	11 = Reserv	ADRMUX0: Add	dress/Data Mu	itiplexing Selec	tion dits."		
		eu its of address a	are multiplexed	on PMD<7.0>	pins		
						per 3 bits are n	nultiplexed
	PMA<						
	00 = Addres	s and data app	ear on separat	e pins			
			-	-			
bit 10	PTBEEN: By	/te Enable Port	-	-	de)		
bit 10	<b>PTBEEN:</b> By 1 = PMBE pe	ort enabled	-	-	de)		
	<b>PTBEEN:</b> By 1 = PMBE po 0 = PMBE po	ort enabled ort disabled	Enable bit (16	-bit Master mo	de)		
	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W	ort enabled ort disabled /rite Enable Str	Enable bit (16 obe Port Enab	-bit Master mo	de)		
	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/	ort enabled ort disabled	Enable bit (16 obe Port Enab	-bit Master mo	de)		
bit 9	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/1 0 = PMWR/1	ort enabled ort disabled /rite Enable Str PMENB port er	Enable bit (16 obe Port Enab abled sabled	-bit Master mo	de)		
bit 9	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: R	ort enabled ort disabled /rite Enable Str PMENB port er PMENB port dis	Enable bit (16 obe Port Enab abled sabled e Port Enable	-bit Master mo	de)		
bit 9	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Ro 1 = PMRD/	ort enabled ort disabled /rite Enable Str PMENB port er PMENB port dis ead/Write Strob	Enable bit (16 obe Port Enab abled sabled e Port Enable bled	-bit Master mo	de)		
bit 9 bit 8	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/I 0 = PMWR/I PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F CSF1:CSF0	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa	Enable bit (16 obe Port Enab abled sabled e Port Enable bled abled	-bit Master mo	de)		
bit 9 bit 8	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserved	ort enabled ort disabled /rite Enable Str PMENB port er PMENB port dis ead/Write Strob PMWR port ena PMWR port disa chip Select Fr ed	Enable bit (16 obe Port Enab abled sabled e Port Enable bled abled unction bits	-bit Master mo	de)		
bit 9 bit 8	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 11 = Reserve 10 = PMCS1	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fi ed	Enable bit (16 obe Port Enab abled sabled e Port Enable bled abled unction bits hip select	-bit Master mo	de)		
bit 9 bit 8 bit 7-6	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 11 = Reserve 10 = PMCS1 0x = PMCS1	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR port disa Chip Select Fi ed functions as c	Enable bit (16 obe Port Enable abled e Port Enable bled abled unction bits hip select ddress bit 14	-bit Master mo	de)		
bit 9 bit 8 bit 7-6	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/1 0 = PMWR/1 PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F CSF1:CSF0 11 = Reserv 10 = PMCS1 0x = PMCS1 ALP: Address	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR port disa Chip Select Fo ed functions as a ss Latch Polarit	Enable bit (16 obe Port Enable sabled e Port Enable bled abled unction bits hip select ddress bit 14 y bit <sup>(1)</sup>	-bit Master mo	de)		
bit 9 bit 8 bit 7-6	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/1 0 = PMWR/1 PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F CSF1:CSF0 11 = Reserve 10 = PMCS1 0x = PMCS1 ALP: Address 1 = Active-h	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR port disa Chip Select Fi ed functions as c	Enable bit (16 obe Port Enable sabled e Port Enable bled abled unction bits hip select ddress bit 14 y bit <sup>(1)</sup> d PMALH)	-bit Master mo	de)		
bit 9 bit 8 bit 7-6 bit 5	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-h 0 = Active-h	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select For ed functions as a ss Latch Polarity igh (PMALL an	Enable bit (16 obe Port Enable abled e Port Enable bled abled unction bits hip select ddress bit 14 y bit <sup>(1)</sup> d <u>PMALH</u> )	-bit Master mo	de)		
bit 10 bit 9 bit 8 bit 7-6 bit 5 bit 4 bit 3	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/I 0 = PMWR/I PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F CSF1:CSF0 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 1 = Active-h 0 = Active-lo Unimplement CS1P: Chip	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa Chip Select Fi ed functions as a s Latch Polariti igh (PMALL and ow (PMALL and nted: Read as Select 1 Polariti	Enable bit (16 obe Port Enable sabled e Port Enable bled abled unction bits hip select ddress bit 14 y bit <sup>(1)</sup> d PMALH) 0' y bit <sup>(1)</sup>	-bit Master mo	de)		
bit 9 bit 8 bit 7-6 bit 5 bit 4	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/0 0 = PMWR/0 PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F CSF1:CSF0 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-h 0 = Active-h 1 = Active-h 1 = Active-h	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port ena PMWR port disa Chip Select Fr ed functions as a scatch Polarity igh (PMALL and ow (PMALL and select 1 Polarity igh (PMCS1/Pf	Enable bit (16 obe Port Enable abled abled abled unction bits hip select ddress bit 14 y bit <sup>(1)</sup> d <u>PMALH</u> ) I <u>PMALH</u> ) 0' y bit <sup>(1)</sup>	-bit Master mo	de)		
bit 9 bit 8 bit 7-6 bit 5 bit 4 bit 3	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F CSF1:CSF0 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-h 0 = Active-h 1 = Active-h 0 = Active-h 0 = Active-h	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR port disa PMWR port disa Chip Select Fi ed functions as a ss Latch Polarity igh (PMALL and med: Read as Select 1 Polarity igh (PMCS1/PM	Enable bit (16 obe Port Enable abled e Port Enable bled abled unction bits hip select ddress bit 14 y bit(1) d PMALH) I PMALH) 0' y bit(1) MCS1)	-bit Master mo	de)		
bit 9 bit 8 bit 7-6 bit 5 bit 4	PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/ 0 = PMWR/ PTRDEN: Ro 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F CSF1:CSF0 11 = Reserve 10 = PMCS1 0x = PMCS1 ALP: Address 1 = Active-ho 0 = Active-ho 1 = Active-ho 0 = Active-ho 1 = Active-ho	ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port ena PMWR port disa Chip Select Fr ed functions as a scatch Polarity igh (PMALL and ow (PMALL and select 1 Polarity igh (PMCS1/Pf	Enable bit (16 obe Port Enable babled e Port Enable bled abled unction bits hip select ddress bit 14 y bit <sup>(1)</sup> d <u>PMALH</u> ) I <u>PMALH</u> ) 0' y bit <sup>(1)</sup> <u>MCS1</u> ) DCS1) bit	-bit Master mo	de)		

Note 1: These bits have no effect when their corresponding pins are used as address lines.

## 查询REGISTER 2641780 PMCONEPARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
	1 = Write strobe active-high (PMWR)
	0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11):
	1 = Enable strobe active-high (PMENB)
	0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
bit 0	<b>RDSP:</b> Read Strobe Polarity bit <u>For Slave modes and Master mode 2 (PMMODE&lt;9:8&gt; = 00,01,10):</u>
bit 0	,
bit 0	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
bit 0	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD)
bit 0	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)

Note 1: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQN	M<1:0>	INCM	1<1:0>	MODE16	MODE	<1:0>
bit 15			·				bi
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAIT	B<1:0> <sup>(1)</sup>		WAIT	M<3:0>		WAITE	<1:0> <sup>(1)</sup>
bit 7		·					bi
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	BUSY: Busy	bit (Master mo	de only)				
	1 = Port is bu	usy (not useful		essor stall is a	ctive)		
1.11.1.10	0 = Port is no	•					
bit 14-13		Interrupt Requ		ar 2 is read or 1	Mrite Duffer 2 is	urittan (Duffara	
					Nrite Buffer 3 is v 11 (Addressable		
		rupt generated					.,,
	01 = Interrup	t generated at	the end of the		le		
	00 = No inter	rrupt generated	l				
bit 12-11	INCM<1:0>:	Increment Mod	le bits				
					PSP mode only	/)	
		ent ADDR<10: ent ADDR<10:0					
		ement or decre	• •	•	5		
bit 10	MODE16: 8-I	Bit/16-Bit Mode	e bit				
					o the data registe he data register		
bit 9-8		: Parallel Port I			0		
	11 = Master	mode 1 (PMCS	1, PMRD/PM	WR, PMENB,	PMBE, PMA <x:0< td=""><td>&gt; and PMD&lt;7</td><td>':0&gt;)</td></x:0<>	> and PMD<7	':0>)
					MA <x:0> and PI</x:0>		
					MCS1, PMD<7:0		
					PMWR, PMCS	and PMD<7:0	0>)
bit 7-6					figuration bits <sup>(1)</sup>		
		ait of 4 TCY; mu ait of 3 TCY; mu					
		ait of 2 TCY; mu					
		ait of 1 TCY; mu	•				
bit 5-2			-	-	onfiguration bits		
		of additional 15			C		
	•						
	•						
	0001 = Wait	of additional 1	Тсү				
		dditional wait c					
bit 1-0	WAITE<1:0>	: Data Hold Aff	er Strobe Wait	State Configu	iration bits <sup>(1)</sup>		
	11 = Wait of -						
	10 = Wait of						
	01 = Wait of 2						
	00 = Wait of	1 TCY					

## TER 26-264 PMMODE PARALLEL PORT MODE REGISTER

**Note 1:** WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

### 查询REGISTER 2648 P80 PMADDE: PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR15	CS1			ADDF	R<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

Dit 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

### REGISTER 26-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	F	PTEN<10:8> <sup>(1)</sup>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PTEN<	7:2> <sup>(1)</sup>			PTEN	<1:0>
bit 7							bit 0

Legend:								
		W = Writable bit	U = Unimplemented bit, read as '0'					
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15 Unimplemented: Read as '0'								
bit 14 PTEN14: PMCS1 Strobe Enable bit								
		<ul> <li>1 = PMA14 functions as either PMA&lt;14&gt; bit or PMCS1</li> <li>0 = PMA14 pin functions as port I/O</li> </ul>						
bit 13-11	Unimplemented: Read as '0'							
bit 10-2	PTEN<1	0:2>: PMP Address Port En	able bits <sup>(1)</sup>					
		PMA<10:2> function as PMP address lines PMA<10:2> function as port I/O						
bit 1-0 <b>PTEN&lt;1:0&gt;:</b> F		:0>: PMALH/PMALL Strobe	>: PMALH/PMALL Strobe Enable bits					

1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL

0 = PMA1 and PMA0 pads functions as port I/O

**Note 1:** Devices with 28 pins do not have PMA<10:2>.

© 2009 Microchip Technology Inc.

TER 26-564 PMSTATE ARALLEL PORT STATUS REGISTER	
REGISTER 26-5.04 PMS4AT PARALLEL PORT STATUS REGISTER	

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0		
IBF	IBOV			IB3F	IB2F	IB1F	IB0F		
bit 15							bit 8		
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1		
OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E		
bit 7							bit (		
Legend:		HS = Hardwa	ra Sat hit				_		
R = Readab	le hit	W = Writable		II – Unimpler	mented bit, rea	d as 'O'			
-n = Value a		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unknown			
bit 14	<ul> <li>1 = All writable input buffer registers are full</li> <li>0 = Some or all of the writable input buffer registers are empty</li> <li><b>IBOV:</b> Input Buffer Overflow Status bit</li> <li>1 = A write attempt to a full input byte register occurred (must be cleared in software)</li> <li>0 = No overflow occurred</li> </ul>								
bit 13-12	Unimplemen	ted: Read as '	0'						
bit 11-8	<b>IB3F:IB0F:</b> Input Buffer x Status Full bits 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data								
bit 7	<b>OBE:</b> Output Buffer Empty Status bit 1 = All readable output buffer registers are empty 0 = Some or all of the readable output buffer registers are full								
bit 6	<ul> <li>OBUF: Output Buffer Underflow Status bits</li> <li>1 = A read occurred from an empty output byte register (must be cleared in software)</li> <li>0 = No underflow occurred</li> </ul>								
bit 5-4	Unimplemen	ted: Read as '	0'						
bit 3-0	OB3E:OB0E	: Output Buffer	x Status Em	pty bit					
	<ul> <li>1 = Output buffer is empty (writing data to the buffer will clear this bit)</li> <li>0 = Output buffer contains data that has not been transmitted</li> </ul>								

## 查询REGISTER 2646P80PA共产商: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	—		_	RTSECSEL <sup>(1)</sup>	PMPTTL
bit 7						· · ·	bit 0
Legend:							
R = Readable bit W		W = Writable k	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR (1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknow	wn	

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	<ul> <li>1 = RTCC seconds clock is selected for the RTCC pin</li> <li>0 = RTCC alarm pulse is selected for the RTCC pin</li> </ul>
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers
	0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

© 2009 Microchip Technology Inc.

查句ESPIC33FJ64GP802供应商

## 查询275.01C3SPEQIABOEEATERES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit emulation

### 27.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 27-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

The Device Configuration register map is shown in Table 27-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<	:1:0>		—		BSS<2:0>		BWRP
0xF80002	FSS <sup>(1)</sup>	RSS<	:1:0>	_	—		SSS<2:0> SW		SWRP
0xF80004	FGS	—	_	_	—	—	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	_	_	_	FNOSC<2:0>		
0xF80008	FOSC	FCKSM	1<1:0>	IOL1WAY	—	_	OSCIOFNC	POSCN	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST<3:0>		
0xF8000C	FPOR		Reserved <sup>(2)</sup>		ALTI2C	—	FPWRT<2:0>		•
0xF8000E	FICD	Reserv	/ed <sup>(3)</sup>	JTAGEN	—	—	—	ICS<	<1:0>
0xF80010	FUID0		User Unit ID Byte 0						
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3		User Unit ID Byte 3						
	·								

#### TABLE 27-1: DEVICE CONFIGURATION REGISTER MAP

**Legend:** — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32GP302/304 devices.

2: These bits are reserved and always read as '1'.

3: These bits are reserved for use by development tools and must be programmed as '1'.

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment
		Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE
		010 = High security; boot program Flash segment ends at 0x0007FE
		Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE
		001 = High security; boot program Flash segment ends at 0x001FFE
		Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE
(4)		000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0> <sup>(1)</sup>	FBS	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes 00 = Boot RAM is 1024 bytes
SWRP <sup>(1)</sup>	FSS <sup>(1)</sup>	00 = Boot RAM is 1024 bytes Secure Segment Program Flash Write-Protect bit
<b>C</b>		<ul> <li>1 = Secure Segment can bet written</li> <li>0 = Secure Segment is write-protected</li> </ul>
SSS<2:0> <sup>(1)</sup>	FSS <sup>(1)</sup>	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) x11 = No Secure program flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts at Enc of BS, ends at 0x001FFE
		010 = High security; secure program flash segment starts at End of BS ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts at Enc of BS, ends at 0x003FFE
		001 = High security; secure program flash segment starts at End of B ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts at Enc of BS, ends at 007FFEh
		000 = High security; secure program flash segment starts at End of BS ends at 0x007FFE
RSS<1:0> <sup>(1)</sup>	FSS <sup>(1)</sup>	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM
		01 = Secure RAM is 200 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM

## THE DECOUDER AND THE DESCRIPTION

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

## 查询 TABLE 23F2 64(dsPIC 位 ONE GURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	<ul> <li>Two-speed Oscillator Start-up Enable bit</li> <li>1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready</li> <li>0 = Start-up device with user-selected oscillator source</li> </ul>
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits lx = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.)</li> <li>0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32

**Note 1:** This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

Bit Field	Register	Description
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Alternate $I^2C^{TM}$ pins 1 = $I^2C$ mapped to SDA1/SCL1 pins 0 = $I^2C$ mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

## TABLE 27-23F JBRIC COMFIGERATION BITS DESCRIPTION (CONTINUED)

### 查询27-21C3On-Chip Yoltage Regulator


All of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP/VDDCORE pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-13 located in **Section 30.1** "**DC Characteristics**".

Note:	It is important for the low-ESR capacitor to						
	be placed as close as possible to the						
	VCAP/VDDCORE pin.						

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

#### FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1)</sup>



#### 27.3 BOR: Brown-out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

#### 查祖ds Watch dog (Fine供放政)

For dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

#### 27.4.1 PRESCALER/POSTSCALER


The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.



#### FIGURE 27-2: WDT BLOCK DIAGRAM

#### 27.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

#### 27.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by
	the application software only during the last 1/4 of the WDT period. This CLRWDT win-
	dow can be determined by using a timer. If
	a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

### 查询27。5IC38TAG4Interfa快变商

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70207) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

### 27.6 In-Circuit Serial Programming

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

### 27.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{\text{MCLR}}$ , VDD, VSS, PGC, PGD and the PGECx and PGEDx pin pairs. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

#### 27.8 Code Protection and CodeGuard<sup>™</sup> Security

The dsPIC33FJ64GPX02/X04 and dsPIC33FJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the dsPIC33FJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the dsPIC33FJ64GPX02/X04 and dsPIC33FJ128GPX02/X04 devices. The dsPIC33FJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) of the "dsPIC33F/ PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

查	٥d	sPIC33FJ64GP802	供应商
	×00 8K	0x000000 0x0001FEh 0x0007FEh 0x0007FEh 0x000300h 0x003FFEh 0x0037FEh 0x0037FEh	0x0157FEh
	BSS<2:0> = x00 8K	VS = 256 IW BS = 7936 IW GS = 3072 IW	
	ж01 <b>4К</b>	0x00000h 0x0001FEh 0x000200h 0x000200h 0x000800h 0x000305FEh 0x0035FEh 0x00357Eh 0x00357Eh	0x0157FEh
	BSS<2:0> = x01 4K	VS = 256 IW BS = 3840 IW GS = 7168 IW	
NT SIZES FOR 32 KB DEVICES	BSS<2:0> = x10 1K	5 IW 0x000000 0x0007FEh 0x0007FEh 0x007FEh 0x007FEh 0x007FEh 0x007FEh 0x007FEh 0x007FEh 0x007FEh 0x0035FEh 0x0057FEh	0x0157FEh
IT SIZES FOR	BSS<	VS = 256 IW BS = 768 IW GS = 10240 IW	
ITY SEGMEN	= x11 0K	0x00000h 0x0001FEh 0x0007Eh 0x0007FEh 0x0007FFEh 0x0003FFEh 0x0037FEh 0x0037FEh 0x00577Eh	0x0157FEh
TABLE 27-3: CODE FLASH SECURITY SEGMEN	BSS<2:0> = x11 0K	VS = 256 IW GS = 11008 IW	
27-3: CODE	CONFIG BITS	SSS<2:0> = x11 0K	
TABLE :	CO	Ś Ś	

## $dsPIC33FJ32GP302/304,\, dsPIC33FJ64GPX02/X04,\, AND\, dsPIC33FJ128GPX02/X04$

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
	VS = 256 IW 0x000000h 0x00001FEh	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x000000 0x0001FEh
	0x000200h 0x0007FEh 0x000800h	BS = 768 IW 0x000200h 0x0007FEh 0x000070h 0x0007FEh 0x0007FEh 0x000800h 0x00800h 0x008000h 0x008000h 0x008000h 0x008000h 0x008000h 0x008000h 0x008000h 0x00800h 0x008000h 0x0080000h 0x008000h 0x00800h 0x008000h 0x00800h 0x008000h 0x008000h 0x008000h 0x008000h 0x008000h 0x008000h 0x008000h 0x0080000000000	BS = 3840 IW 0x000200h 0x0007FEh 0x000800h	BS = 7936 IW 0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x11	0x001FFEh 0x002000h 0x003FFEh	0x0001FFEb 0x002000h 0x003FFEb	0x001FFEh 0x002000h 0x003FFEh	0x001FFEh 0x002000h 0x003FFEh
ΟĶ	GS = 21760 IV 0x007FFEh 0x007FFEh 0x008000h 0x00ABFEh	GS = 20992 IW 0x004000h 0x00876FEh 0x008000h 0x00ABFEh	GS = 17920 IW 0x004000h 0x00807FEh 0x008000h 0x00ABFEh	GS = 13824 IW 0x00ABFEh 0x00207FEh 0x0020000 0x0020000
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh
	VS = 256 IW 0x00000h 0x00001FEh	VS = 256 IW 0x000000h 0x00001FEh	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x000000h 0x0001FEh
01	0x000200h 0x0007FEh SS = 3840 IW 0x001FFEh	BS = 768 IW 0x000200h SS = 3072 IW 0x00030FEh 0x000360h	BS = 3840 IW 0x000200h 0x00057EFh 0x000800h 0x0015FEh	BS = 7936 IW 0x000200h 0x000800h 0x000800h 0x0016FEh
	GS = 17920 IW 0x002000h 0x003FFEh 0x004000h 0x007FFEh 0x003BFEh	GS = 17920 IW 0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x008000h 0x00ABFEh	0x002000h 0x0035FEh 0x0035FEh 0x0035FEh 0x0035FEh 0x0035FEh 0x003000h 0x003600h	GS = 13824 IW 0x000000h 0x003FFEh 0x007FFEh 0x007FFEh 0x008000h 0x00ABFEh
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh
	VS = 256 IV 0x000000h 0x000200h 0x000200h 0x000756h 0x000766h	VS = 256 IW 0x000000h 0x00016Eh BS = 768 IW 0x000200h 0x00077Eh 0x000300h	VS = 256 IW 0x00000h 0x0001FEh 0x0002001 BS = 3840 IW 0x0002001 0x0007FEh 0x0002001	VS = 256 IW 0x000001FEh 0x0001FEh BS = 7936 IW 0x00027FEh 0x00027FEh
SSS<2:0> = ×01 8K	SS = 7936 IW 0X002000 0X003FFEh 0X004000h 0X004000h 0X005FEh 0X008000h GS = 13824 IW 0X008000h	SS = 7168 IW 0x002000 0x004000h 0x004000h 0x007FFEh 0x007FFEh 0x008000h 0x00ABFEh	SS = 4096 IW 0x002001 0x003FFEh 0x0036FEh 0x004000h 0x008000h GS = 13824 IW 0x00806h 0x00ABFEh	GS = 13824 IW 0x003FFEh 0x003FFEh 0x003FFEh 0x004000h 0x007FFEh 0x007FFEh 0x0004BFEh
	0x0157FEh	0x0157FEh	0X0157FEh	0x0157FEh
	VS = 256 IW 0x00000h 0x0001FEh 0x0007E0h 0x0007FEh 0x0007FEh 0x000800h	VS = 256 IW 0x00000h 0x0001FEh BS = 768 IW 0x0007FEh 0x0007FEh 0x0007FEh	VS = 256 IW 0x00000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007EEh 0x0007EEh	VS = 256 IW 0x000000h 0x0001FEh BS = 7936 IW 0x000200h 0x0007FEh 0x000800h 0x000800h
SSS<2:0> = x00 16K	SS = 16128 IW 0x0035FEEh 0x00305FEFh 0x004000h 0x0037FFEFh	SX002000 SX002000 SX002000 SX00357Eh OX00357Eh OX00357Eh	SS = 12288 IW 0007FEh 00007FFEh	SX0020001 SX0020001 SX003020001 SX00300000 SX00300000 SX0030000000000000000000000000000000000
	GS = 5632 IW 0x008000h 0x00ABFEh	GS = 5632 IW 0x008000h 0x00ABFEh	GS = 5632 IW 0x008000h 0x00ABFEh	GS = 5632 IW 0x008000h 0x00ABFE
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh

## $dsPIC33FJ32GP302/304,\, dsPIC33FJ64GPX02/X04,\, AND\, dsPIC33FJ128GPX02/X04$

查	询d	s <del>PIC33FJ64GP</del>				r f f f f f f f f f f f f f f f f f f f				ے رے ہ		و ح	<u>ر د ج</u> د	حدرحد	حجر ح
	ж00 <mark>8К</mark>	0x000000 0x0001FEh 0x000200h 0x0007FEh 0x0002FEh 0x002FEh 0x002FFEh 0x003FFEh 0x003FFEh 0x003FFEh	0x008000h 0x00FFFEh 0x010000h 0x0157FEh	0x0000000 0x0001FEF 0x000200h 0x0007FEF	0x000800h 0x0001FFEh 0x002000h 0x002000h	0x004000 0x007FFE 0x008000 0x00ABFE 0x00ABFE	0x0157FEh	0×000000000000000000000000000000000000	0x0002000 0x0007FEh 0x000800h 0x001FFEh 0x002000h	0x003FFE 0x004000 0x007FFE 0x008000	0x0157FEh 0x0157FEh	0x000000000000000000000000000000000000	0x000200h 0x0007FEh 0x000800h 0x001FFEh	0x002000 0x003FFE 0x004000	0x0080000 0x00FFFEF 0x010000h 0x0157FEF
	BSS<2:0> = :	VS = 256 IW BS = 7936 IW	GS = 35840 IW	VS = 256 IW BS = 7936 IW		GS = 35840 IW		VS = 256 IW	BS = 7936 IW		GS = 35840 IW	VS = 256 IW	BS = 7936 IW	SS = 8192 IW	GS = 27648 IW
	= x01 4K	0×000000 0×0001FEEh 0×0007FEEh 0×0008000h 0×0008000h 0×0008000h 0×0008000h 0×0008000h 0×0008000h 0×00080000000000	0x008000h 0x00FFFEh 0x010000h 0x0157FEh	0x000000h 0x0001FEh 0x000200h 0x0007FFh	0x000000 0x00000000 0x00016FEh 0x00020000	0x004000h 0x007FFEh 0x008000h 0x00ABFEh	0x0157FEh	0x000000h 0x0001FEh	0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x002000h	0x003FFEh 0x004000h 0x007FFEh 0x008000h	0x00FFFEh 0x010000h 0x0157FEh	0x000000h 0x0001FEh	0x0002FEFh 0x0007FEFh 0x000800h 0x001FFEFh	0x0020000 0x003FFEh 0x004000h 0x007FFEh	0x005FFEh 0x00FFFEh 0x010000h 0x0157FEh
	BSS<2:0> =:	VS = 256 IW BS = 3840 IW	GS = 39936 IW	VS = 256 IW BS = 3840 IW		GS = 39936 IW		VS = 256 IW	S = 3840	SS = 4090 IV	GS = 35840 IW	VS = 256 IW	BS = 3840 IW	SS = 12288 IW	GS = 27648 IW
<b>8 KB DEVICES</b>	= x10 1K	0x000000 0x0001FEEh 0x0001FEEh 0x00007FEFh 0x0000800h 0x00016FEFh 0x0014000h 0x0014000h	0x008000h 0x00FFFEh 0x010000h 0x0157FEh	0x000000h 0x0001FEh 0x000200h 0x000200h	00000000000000000000000000000000000000	0x004000h 0x007FFEh 0x008000h 0x00ABFEh	0x0157FEh	0x000000h 0x0001FEh	0x0002001 0x0007FEh 0x0001FFEh 0x001FFEh 0x002000h	0x003FFEh 0x004000h 0x007FFEh 0x008000h	0x010000h 0x010000h 0x0157FEh	0x000000000000000000000000000000000000	0x000200h 0x0007FEh 0x000800h 0x001FFEh	0x002000h 0x003FFEh 0x004000h 0x007FFEh	0x008000h 0x00FFFEh 0x010000h 0x0157FEh
SIZES FOR 128	BSS<2:0> =	VS = 256 IW BS = 768 IW	GS = 43008 IW	VS = 256 IW BS = 768 IW	ii ii	GS = 39936 IW		VS = 256 IW	SS = 768	V1 00 1/	GS = 35840 IW	VS = 256 IW	BS = 768 IW	SS = 15360 IW	GS = 27648 IW
RITY SEGMENT	x11 0K	0x0000000 0x00001FEE 0x00001FEE 0x00007FEE 0x00007FEE 0x000167EE 0x001407EE 0x001407EE 0x001407EE	0x008000h 0x00FFFEh 0x010000h 0x0157FEh	0x000000h 0x0001FEh 0x000200h 0x000200h	00000000000000000000000000000000000000	0x004000h 0x007FFEh 0x008000h 0x00ABFEh	0x0157FEh	0x000000h 0x0001FEh	0x0002000 0x0007FEEh 0x0007FFEh 0x001FFEh 0x002000h	0x003FFEh 0x004000h 0x007FFEh 0x008000h	0x00FFFEh 0x010000h 0x0157FEh	0x000000h 0x0001FEh	0x0002FEF 0x000800h 0x000800h	0x002000h 0x003FFEh 0x004000h 0x007FFEh	0x008000h 0x00FFFEh 0x010000h 0x0157FEh
E FLASH SECURITY	BSS<2:0> =	VS = 256 IW	GS = 43776 IW	VS = 256 IW	SS = 3840 IW	GS = 39936 IW		VS = 256 IW		V) 020 = / 930 IV	GS = 35840 IW	VS = 256 IW		SS = 16128 IW	GS = 27648 IW
TABLE 27-5: CODE	CONFIG BITS	SSS<2:0> = x11 0K			<b>SSS&lt;2:0&gt; = x</b> 10	4K			SSS<2:0> = x01	8K				16K	

### 查询28.01C3NSTRUCTION/SET SUMMARY

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32GP302/304,
	dsPIC33FJ64GPX02/X04, and
	dsPIC33FJ128GPX02/X04 families of
	devices. It is not intended to be a compre-
	hensive reference source. To complement
	the information in this data sheet, refer to
	the "dsPIC33F/PIC24H Family Reference
	Manual". Please see the Microchip web
	site (www.microchip.com) for the latest
	dsPIC33F/PIC24H Family Reference
	Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- Control operations

Table 28-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The  ${\tt MAC}$  class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal $\in$ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal $\in$ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal $\in$ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal $\in$ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}

#### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

### 查询dsPIC33FJ64GP802供应商 TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers $\in$ {W0W15}
Wns	One of 16 source working registers $\in$ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

## TABLE 28-2:3F JNSTRUCTION BET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	Cycles           1         1      1          1         1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	. ,	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	. ,	None
		BRA	GT,Expr	Branch if greater than	1	. ,	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	. ,	None
		BRA	LE,Expr	Branch if less than or equal	1	. ,	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	. ,	None
		BRA	LT,Expr	Branch if less than	1	. ,	None
		BRA	LTU, Expr	Branch if unsigned less than	1	$\begin{array}{c cccc} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 \\$	None
		BRA	N,Expr	Branch if Negative	1	. ,	None
		BRA	NC,Expr	Branch if Not Carry	-	. ,	None
		BRA	NN, Expr	Branch if Not Negative	1		None
		BRA	NOV, Expr	Branch if Not Overflow	-	. ,	None
		BRA	NZ,Expr	Branch if Not Zero	-		None
		BRA	OA, Expr	Branch if Accumulator A overflow	-	. ,	None
		BRA		Branch if Accumulator B overflow	-		None
		BRA	OB, Expr	Branch if Overflow	-		None
			OV,Expr	Branch if Accumulator A saturated	-		None
		BRA	SA, Expr	Branch if Accumulator B saturated	-	. ,	None
		BRA	SB,Expr	Branch Unconditionally	-		
		BRA	Expr Z Expr	,	-		None None
		BRA	Z,Expr	Branch if Zero	-		
7	DODO	BRA	Wn	Computed Branch	-		None
1	BSET	BSET	f,#bit4	Bit Set f	-		None
0	DOU	BSET	Ws,#bit4	Bit Set Ws	-		None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	-		None
		BSW.Z BTG	Ws,Wb f,#bit4	Write Z bit to Ws <wb> Bit Toggle f</wb>	1		None
9	BTG						None

## 查询TABLE 28F2:64(INSTRUCTION SET OVERVIEW (CONTINUED)

Jaari	<b></b>	UPOU2	N SEI OVERVIE		-	1	
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT	1100 / 111 / 1114 / 112 / 112 4 / 1112	Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
17	COM	СОМ		WREG = $\overline{f}$	1	1	N,Z
			f,WREG				
40		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb <u>w</u> ith Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	<pre>#lit14,Expr</pre>	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	Cycles         18         18         18         18         1         2         1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

#### TABLE 28-2:3F INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ao	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	1 2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1           1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1		N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1		N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	Cycles         1         2         1         1         2         1         1         1         1         3         3         3         1      1 <td>N,Z</td>	N,Z

## 查询TAPLE 39-264(INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
72		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - Iit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f – WREG – $(\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1          1          1          1 <td>C,DC,N,OV,Z</td>	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - $(\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1		C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	Cycles       1	C,DC,N,OV,Z
76	SWAP	SWAP.b	WD, #1103, Wd	Wn = nibble swap Wn	1		None
	own	SWAP	Wn	Wn = byte swap Wn	1		None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1		None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1		None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1		None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1		None
81	ULNK	ULNK	•	Unlink Frame Pointer	1		None
82	XOR	XOR	f	f = f .XOR. WREG	1		N,Z
		XOR	f,WREG	WREG = f.XOR. WREG	1		N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1		N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1		N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1		N,Z
	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1		C,Z,N

#### TABLE 28-2:3F INSTRUCTION SET OVERVIEW (CONTINUED)

### 查询29.0IC 的EVELOOP MENTS UPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

### 29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 2923ds MPLABCCCompilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 29.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 29.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 29.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 29.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

## 查询29.7ICMPLABISIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 29.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 29.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

# Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 29.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 29.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 查询30.0IC是EEOTRICALCHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(4)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(4)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(4)}$	0.3V to (VDD + 0.3V)
Voltage on VCAP/VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(2)</sup>	250 mA
Maximum output current sunk by any I/O pin <sup>(3)</sup>	4 mA
Maximum output current sourced by any I/O pin <sup>(3)</sup>	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports <sup>(2)</sup>	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
  - Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
  - 4: See the "Pin Diagrams" section for 5V tolerant pins.

## 查询dsPDC3Chapacteristics应商

#### TABLE 30-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS		
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04		
	3.0-3.6V	-40°C to +85°C	40		
	3.0-3.6V	-40°C to +125°C	40		

### TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	Ро Рілт + Рі/о		W	
I/O Pin Power Dissipation: I/O = $\Sigma$ ({VDD - VOH} x IOH) + $\Sigma$ (VOL x IOL)					
Maximum Allowed Power Dissipation	Pdmax	(	TJ — TA)/θJ	IA	W

#### TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θја	30		°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	—	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50		°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30		°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

## 查询你的LE30E4.64CBCC在MPE的ATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditions					
Operati	ng Voltag	9						
DC10	0 Supply Voltage							
	Vdd	_	3.0	—	3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.8	_	_	V	—	
DC16	VPOR	VDD <b>Start Voltage<sup>(4)</sup></b> to ensure internal Power-on Reset signal	—	_	Vss	V	_	
DC17	Svdd	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.03	_	_	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core <sup>(3)</sup> Internal regulator voltage	2.25	_	2.75	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

**4:** VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

© 2009 Microchip Technology Inc.

### dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

## TABLE BUS: 3F LOC CHARACTER ISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Typical <sup>(1)</sup>	Max	Units	ts Conditions				
Operating Cur	rent (IDD) <sup>(2)</sup>			·				
DC20d	19	30	mA	-40°C				
DC20a	19	30	mA	+25°C	3.3∨	40 14100		
DC20b	19	30	mA	+85°C	3.3V	10 MIPS		
DC20c	19	35	mA	+125°C				
DC21d	29	40	mA	-40°C				
DC21a	29	40	mA	+25°C	2.01/	16 MIPS		
DC21b	28	45	mA	+85°C	- 3.3V			
DC21c	28	45	mA	+125°C				
DC22d	33	50	mA	-40°C		20 MIPS		
DC22a	33	50	mA	+25°C	2.21/			
DC22b	33	55	mA	+85°C	- 3.3V			
DC22c	33	55	mA	+125°C				
DC23d	47	70	mA	-40°C		20 MIDS		
DC23a	48	70	mA	+25°C	2.01/			
DC23b	48	70	mA	+85°C	- 3.3V	30 MIPS		
DC23c	48	70	mA	+125°C	1			
DC24d	60	90	mA	-40°C				
DC24a	60	90	mA	+25°C	2.21/			
DC24b	60	90	mA	+85°C	- 3.3V	40 MIPS		
DC24c	60	90	mA	+125°C	1			

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		(unless oth		s: 3.0V to 3.6V $\leq$ TA $\leq$ +85°C for In $\leq$ TA $\leq$ +125°C for E				
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions					
Idle Current (I	IDLE): Core OF	F Clock ON	Base Curren	t <sup>(2)</sup>					
DC40d	4	25	mA	-40°C					
DC40a	4	25	mA	+25°C		10 MIPS			
DC40b	4	25	mA	+85°C	3.3V	10 101195			
DC40c	4	25	mA	+125°C					
DC41d	6	25	mA	-40°C					
DC41a	6	25	mA	+25°C	- 3.3V	16 MIPS			
DC41b	6	25	mA	+85°C	3.3V	10 1011 3			
DC41c	6	25	mA	+125°C					
DC42d	9	25	mA	-40°C					
DC42a	9	25	mA	+25°C	2.21/				
DC42b	9	25	mA	+85°C	3.3V	20 MIPS			
DC42c	9	25	mA	+125°C					
DC43a	16	25	mA	+25°C					
DC43d	16	25	mA	-40°C	2.21/				
DC43b	16	25	mA	+85°C	- 3.3V	30 MIPS			
DC43c	16	25	mA	+125°C	7				
DC44d	18	25	mA	-40°C					
DC44a	18	25	mA	+25°C	2.21/	40 14/100			
DC44b	19	25	mA	+85°C	- 3.3V	40 MIPS			
DC44c	19	25	mA	+125°C	1				

## 查询你的LE33F64GB802供存在 TERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

## TABLE BU-7.3F. DO CHARACTER ISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions				
Power-Down	Current (IPD) <sup>(</sup>	2)						
DC60d	24	500	μΑ	-40°C				
DC60a	28	500	μΑ	+25°C	- 3.3V	Base Power-Down Current <sup>(3,4)</sup>		
DC60b	124	750	μΑ	+85°C	3.3V	Base Power-Down Currenter		
DC60c	350	1000	μΑ	+125°C				
DC61d	8	13	μΑ	-40°C				
DC61a	10	15	μΑ	+25°C	2.21/	Watchdog Timer Current: $\Delta$ IwDT <sup>(3)</sup>		
DC61b	12	20	μA	+85°C	- 3.3V	Watchdog Timer Current: AIWDIN		
DC61c	13	25	μΑ	+125°C				

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

**3:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

#### TABLE 30-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical <sup>(1)</sup>	Doze Ratio	Units	Conditions				
DC73a	42	50	1:2	mA				
DC73f	23	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	23	30	1:128	mA				
DC70a	42	50	1:2	mA		3.3V	40 MIPS	
DC70f	26	30	1:64	mA	+25°C			
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	24	30	1:128	mA				
DC72a	42	50	1:2	mA			40 MIPS	
DC72f	26	30	1:64	mA	+125°C	3.3V		
DC72g	25	30	1:128	mA				

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

	ARACTER	RISTICS	Standard Oper (unless otherw	ating Co vise stat	onditions: ed)	3.0V to	
			Operating temp	erature			35°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 Vdd	V	
DI11		PMP pins	Vss	—	0.15 Vdd	V	PMPTTL = 1
DI15		MCLR	Vss	—	0.2 Vdd	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 Vdd	V	
DI18		I/O Pins with SDAx, SCLx	Vss		0.3 Vdd	V	SMbus disabled
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.2 Vdd	V	SMbus enabled
	Vih	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant <sup>(4)</sup>	0.7 Vdd		Vdd	V	
BIGA		I/O Pins 5V Tolerant <sup>(4)</sup>	0.7 VDD	—	5.5	V	
DI21		I/O Pins Not 5V Tolerant with PMP <sup>(4)</sup>	0.24 VDD + 0.8	_	Vdd	V	
		I/O Pins 5V Tolerant with PMP <sup>(4)</sup>	0.24 Vdd + 0.8	_	5.5	V	
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μΑ	VDD = 3.3V, $VPIN = VSS$
	lı∟	Input Leakage Current <sup>(2)(3)</sup>					
DI50		I/O pins 5V Tolerant <sup>(4)</sup>	—	_	±2	μΑ	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance } \end{split}$
DI51		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	_	±1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance}, \\ 40^\circ C \leq TA \leq \texttt{+85^\circ C} \end{array}$
DI51a		I/O Pins Not 5V Tolerant <sup>(4)</sup>	—	—	±2	μA	Shared with external reference pins, $40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant <sup>(4)</sup>	—	_	±3.5	μA	Vss $\leq$ VPIN $\leq$ VDD, Pin at high-impedance, -40°C $\leq$ TA $\leq$ +125°C
DI51c		I/O Pins Not 5V Tolerant <sup>(4)</sup>	_	_	±8	μΑ	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	—	—	±2	μA	$V\text{SS} \leq V\text{PIN} \leq V\text{DD}$
DI56		OSC1	_	_	±2	μA	$\label{eq:VSS} \begin{array}{l} \leq \mbox{VPIN} \leq \mbox{VDD}, \\ \mbox{XT and HS modes} \end{array}$

## 查询知 BLE 33 F. 9.64 BE CHARAE TERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the 5V tolerant I/O pins.

DC CHA	RACTER	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
	Vol	Output Low Voltage						
DO10		I/O ports	_		0.4	V	Iol = 2 mA, Vdd = 3.3V	
DO16		OSC2/CLKO	_	—	0.4	V	Iol = 2 mA, Vdd = 3.3V	
	Voн	Output High Voltage						
DO20		I/O ports	2.40		—	V	IOH = -2.3 mA, VDD = 3.3V	
DO26		OSC2/CLKO	2.41		—	V	IOH = -1.3 mA, VDD = 3.3V	

## TABLE BOCTOF DO CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

## TABLE 30-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic		Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	_

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

DC CHA	RACTER	ISTICS	(unless		ise state	nditions: 3.0V to 3.6V d) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions	
		Program Flash Memory						
D130a	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage	
D132B	Vpew	VDD for Self-Timed Write	VMIN	_	3.6	V	VMIN = Minimum operating voltage	
D134	Tretd	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10	_	mA		
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, TA = +85°C, See <b>Note 2</b>	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See <b>Note 2</b>	
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See <b>Note 2</b>	
D137b	Тре	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See <b>Note 2</b>	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See <b>Note 2</b>	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +125°C, See <b>Note 2</b>	

## 查询**TABLE 30F12**4000044 RAGTERISTICS: PROGRAM MEMORY

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

#### TABLE 30-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param No.	Symbol Characteristics Min Typ Max Units Comments								
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low series resistance (< 5 Ohms)		

## 302dsPAC3Chatacteristics and Timing


## Parameters

This section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters.

#### TABLE 30-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$


## FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 30-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In I <sup>2</sup> C™ mode

## 查询FiguRB30-A4GP8 (EXTERNAL CLOCK TIMING



#### TABLE 30-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions			
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS SOSC			
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns				
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	25	—	DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	—	20	ns	EC			
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	_	5.2		ns	—			
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	5.2	—	ns	—			
OS42	Gм	External Oscillator Transconductance <sup>(4)</sup>	14	16	18	mA/V	VDD = 3.3V TA = +25°C			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

## TABLE BL HAR FLAG CELOCK 面 确NG SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteris	stic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions		
OS50	Fplli	PLL Voltage Controll Oscillator (VCO) Inpu Frequency Range		0.8	_	8	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO Syster Frequency	m	100	—	200	MHz	_		
OS52	TLOCK	PLL Start-up Time (L	ock Time)	0.9	1.5	3.1	mS	—		
OS53	DCLK	CLKO Stability (Jitter	·)	-3	0.5	3	%	Measured over 100 ms period		

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 30-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$									
Param No.	Characteristic	Min	Тур	Max	Units	Conditions					
	Internal FRC Accuracy @	9 7.3728	MHz <sup>(1,2)</sup>								
F20a	FRC	-2		+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V					
F20b	FRC       -5       -       +5       %       -40°C $\leq$ TA $\leq$ +125°C       VDD = 3.0-3.6V										

**Note 1:** Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.

#### TABLE 30-19: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
	LPRC @ 32.768 kHz <sup>(1)</sup>							
F21a	LPRC	-20	±6	+20	%	$-40^{\circ}C \leq TA \leq +85^{\circ}C  VDD = 3.0-3.6V$		
F21b	LPRC	-70	_	+70	%	$-40^{\circ}C \leq \text{ TA} \leq \text{ +125}^{\circ}C \text{ VDD} = 3.0\text{-}3.6\text{V}$		

**Note 1:** Change of LPRC frequency as VDD changes.

## 查询FIGURE 30-334GP8 企业长口和D I/O TIMING CHARACTERISTICS




#### TABLE 30-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	nbol Characteristic			Typ <sup>(1)</sup>	Max	Units	Conditions	
DO31	TIOR	Port Output Rise Tim	е		10	25	ns	—	
DO32	TIOF	Port Output Fall Time	)	_	10	25	ns	_	
DI35	TINP	INTx Pin High or Low	20		_	ns			
DI40 TRBP CNx High or Low Time (input)			2	—	_	Тсү	—		

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

© 2009 Microchip Technology Inc.



## 查阅课程 303公FJ64(保ESE供放在)CHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS


#### 查询体的LE30-2位4保ESE供应在CHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

АС СНА	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions			
SY10	TMCL	MCLR Pulse-Width (low)	2	_		μS	-40°C to +85°C			
SY11	Tpwrt	Power-up Timer Period		2 4 8 16 32 64 128	_	ms	-40°C to +85°C User programmable			
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS				
SY20	Twdt1	Watchdog Timer Time-out Period		_	_		See Section 27.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 30-19)			
SY30	Tost	Oscillator Start-up Timer Period		1024 Tosc	_	—	Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C			

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

## 習意以RF 30-53FJ64(IPMER共应意AND 4 EXTERNAL CLOCK TIMING CHARACTERISTICS



## TABLE 30-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

AC CHA	AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions			
TA10	ТтхН	TxCK High Time	Synchron no presca		0.5 Tcy + 20		_	ns	Must also meet parameter TA15			
			Synchron with prese		10		—	ns				
			Asynchro	nous	10		_	ns				
TA11	ΤτxL	TxCK Low Time	Synchron no presca		0.5 Tcy + 20	_	—	ns	Must also meet parameter TA15			
			Synchron with prese		10	_	_	ns				
			Asynchro	nous	10	_	—	ns				
TA15	ΤτχΡ	TxCK Input Period	Synchron no presca		Tcy + 40	_	—	ns	—			
			Synchron with prese		Greater of: 20 ns or (TcY + 40)/N	_	—		N = prescale value (1, 8, 64, 256)			
1			Asynchro	nous	20		_	ns	—			
OS60	Ft1	SOSCI/T1CK Oscil frequency Range (o by setting bit TCS (	scillator er	nabled	DC		50	kHz	—			
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY		—			

**Note 1:** Timer1 is a Type A.


查词内部LE30F254GIMER生AND TIMER4 EXTERNAL CLOCK TIMING REQUIREMENTS
---

АС СНА	RACTERIS	rics		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchro no preso		0.5 TCY + 20			ns	Must also meet parameter TB15		
			Synchronous, with prescaler		10			ns			
TB11	TtxL	TxCK Low Time	Synchronous, no prescaler		0.5 TCY + 20			ns	Must also meet parameter TB15		
			Synchro with pre		10			ns			
TB15	TtxP	TxCK Input Period	Synchro no preso		Tcy + 40			ns	N = prescale value		
			Synchro with pre		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)		
TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr		Clock	0.5 TCY	_	1.5 TCY	—	—		

#### TABLE 30-24: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS					$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous		0.5 TCY + 20			ns	Must also meet parameter TC15		
TC11	TtxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20	_	—	ns	Must also meet parameter TC15		
TC15	TtxP	TxCK Input Period	Synchro no preso		TCY + 40	-	_	ns	N = prescale value		
			Synchro with pres		Greater of: 20 ns or (TcY + 40)/N				(1, 8, 64, 256)		
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 Тсү	—	—		

## 查GURF 30-66FJ64(INPOUT 共产产者)JRE (CAPx) TIMING CHARACTERISTICS




#### TABLE 30-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	(unless otherwis	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	ristic <sup>(1)</sup>	Min	Мах	Units	Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	_				
			With Prescaler	10	_	ns					
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns					
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)				

Note 1: These parameters are characterized but not tested in manufacturing.

#### FIGURE 30-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




#### TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
OC10	TccF	OCx Output Fall Time	—	_	—	ns	See parameter D032			
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031							

Note 1: These parameters are characterized but not tested in manufacturing.

## 查询FIGURE 39-864GP8 (2000) MM MODULE TIMING CHARACTERISTICS




#### TABLE 30-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditi					
OC15	Tfd	Fault Input to PWM I/O Change			50	ns	_	
OC20	TFLT	Fault Input Pulse-Width	50 — — ns —					

**Note 1:** These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.

#### 



#### TABLE 30-28:SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Conditi							
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3			
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3			
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and <b>Note 4</b>			
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and <b>Note 4</b>			
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and <b>Note 4</b>			
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and <b>Note 4</b>			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	—			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—			

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

## 查询行GURE 39-104GP8(SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS




#### TABLE 30-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	RACTERIST	rics	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time <sup>(3)</sup>	Tcy/2	—	_	ns	See Note 3	
SP11	TscH	SCKx Output High Time <sup>(3)</sup>	Tcy/2			ns	See Note 3	
SP20	TscF	SCKx Output Fall Time <sup>(4)</sup>	_	—	_	ns	See parameter D032 and <b>Note 4</b>	
SP21	TscR	SCKx Output Rise Time <sup>(4)</sup>	_	—	_	ns	See parameter D031 and <b>Note 4</b>	
SP30	TdoF	SDOx Data Output Fall Time <sup>(4)</sup>	_	—	_	ns	See parameter D032 and <b>Note 4</b>	
SP31	TdoR	SDOx Data Output Rise Time <sup>(4)</sup>	_	—	_	ns	See parameter D031 and <b>Note 4</b>	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		6	20	ns	—	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	_	

**Note 1:** These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



#### 習住URE 3030F 164(SP30) MODUEE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS


#### TABLE 30-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	Ι	_	ns	—	
SP71	TscH	SCKx Input High Time	30		_	ns	—	
SP72	TscF	SCKx Input Fall Time <sup>(3)</sup>	_	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time <sup>(3)</sup>	_	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	_	_	_	ns	See parameter D032 and <b>Note 3</b>	
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>		—	—	ns	See parameter D031 and <b>Note 3</b>	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	_	30	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—		ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—		ns	_	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	—		ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(3)</sup>	10	—	50	ns	See Note 3	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** Assumes 50 pF load on all SPIx pins.



## 查询FIGURE 30-12 GP8 (多P1x M OP ULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30		_	ns	—		
SP71	TscH	SCKx Input High Time	30	_		ns	—		
SP72	TscF	SCKx Input Fall Time <sup>(3)</sup>		10	25	ns	See Note 3		
SP73	TscR	SCKx Input Rise Time <sup>(3)</sup>		10	25	ns	See Note 3		
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	—		_	ns	See parameter D032 and <b>Note 3</b>		
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>	_		_	ns	See parameter D031 and <b>Note 3</b>		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		_	ns	—		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	120	_	—	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	_	50	ns	_		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	—	ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	_		


## TABLE BU-378F SPIN MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








#### TABLE 30-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) <del>查询dsPIC33FJ64GP802供应商</del> Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended Param Min<sup>(1)</sup> Symbol Characteristic Units Conditions Max No. IM10 TLO:SCL Clock Low Time 100 kHz mode TCY/2 (BRG + 1) μS 400 kHz mode TCY/2 (BRG + 1) μS 1 MHz mode<sup>(2)</sup> TCY/2 (BRG + 1) μS IM11 100 kHz mode THI:SCL Clock High Time TCY/2 (BRG + 1) \_\_\_ μS \_\_\_ 400 kHz mode TCY/2 (BRG + 1) μS 1 MHz mode<sup>(2)</sup> TCY/2 (BRG + 1) μS IM20 TF:SCL SDAx and SCLx 100 kHz mode 300 CB is specified to be ns Fall Time from 10 to 400 pF 400 kHz mode 300 20 + 0.1 CB ns 1 MHz mode<sup>(2)</sup> 100 \_ ns SDAx and SCLx 100 kHz mode IM21 TR:SCL 1000 ns CB is specified to be from 10 to 400 pF **Rise Time** 400 kHz mode 20 + 0.1 CB 300 ns 1 MHz mode<sup>(2)</sup> 300 ns IM25 TSU:DAT Data Input 100 kHz mode 250 ns Setup Time 400 kHz mode 100 ns 1 MHz mode<sup>(2)</sup> 40 ns 100 kHz mode IM26 THD:DAT Data Input 0 μS Hold Time 400 kHz mode 0 0.9 μS 1 MHz mode<sup>(2)</sup> 0.2 μS IM30 TSU:STA Start Condition 100 kHz mode TCY/2 (BRG + 1) Only relevant for \_ μS Setup Time **Repeated Start** 400 kHz mode TCY/2 (BRG + 1) μS condition 1 MHz mode<sup>(2)</sup> TCY/2 (BRG + 1) μS Start Condition 100 kHz mode After this period the IM31 THD:STA TCY/2 (BRG + 1) \_ μS Hold Time first clock pulse is 400 kHz mode TCY/2 (BRG + 1) μS generated 1 MHz mode<sup>(2)</sup> TCY/2 (BRG + 1) μS IM33 TSU:STO Stop Condition 100 kHz mode TCY/2 (BRG + 1) μS Setup Time 400 kHz mode TCY/2 (BRG + 1) μS 1 MHz mode<sup>(2)</sup> TCY/2 (BRG + 1) \_ μS IM34 100 kHz mode THD:STO Stop Condition TCY/2 (BRG + 1) ns Hold Time 400 kHz mode TCY/2 (BRG + 1) \_ ns 1 MHz mode<sup>(2)</sup> TCY/2 (BRG + 1) ns IM40 TAA:SCL **Output Valid** 100 kHz mode 3500 ns From Clock 400 kHz mode 1000 \_ ns 1 MHz mode<sup>(2)</sup> \_\_\_\_ 400 ns IM45 TBF:SDA **Bus Free Time** 100 kHz mode 4.7 \_ μS Time the bus must be free before a new 400 kHz mode 1.3 μS transmission can start 1 MHz mode<sup>(2)</sup> 0.5 μS IM50 Св pF Bus Capacitive Loading \_\_\_ 400 IM51 TPGD Pulse Gobbler Delay 65 390 See Note 3 ns

Note 1: BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.









TABLE 30-33 F 126 x PBUS (5	ATATIMING REQUIREMENTS	(SLAVE MODE)
-----------------------------	------------------------	--------------

AC CHA	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for} \\ \\ \mbox{Extended} \end{array}$					
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	—		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	—		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode <sup>(1)</sup>	_	100	ns			
IS21 TR:SCL	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from		
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode <sup>(1)</sup>		300	ns			
IS25 TSU:DAT	TSU:DAT	Data Input	100 kHz mode	250	—	ns			
		Setup Time	400 kHz mode	100	—	ns			
			1 MHz mode <sup>(1)</sup>	100	—	ns			
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0		μS			
			400 kHz mode	0	0.9	μS			
			1 MHz mode <sup>(1)</sup>	0	0.3	μS			
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated		
			400 kHz mode	0.6	—	μS	Start condition		
			1 MHz mode <sup>(1)</sup>	0.25	—	μS			
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first		
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated		
			1 MHz mode <sup>(1)</sup>	0.25	—	μS			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	—		
		Setup Time	400 kHz mode	0.6	_	μS			
			1 MHz mode <sup>(1)</sup>	0.6		μS			
IS34	THD:ST	Stop Condition	100 kHz mode	4000	_	ns	—		
	0	Hold Time	400 kHz mode	600	—	ns			
			1 MHz mode <sup>(1)</sup>	250		ns			
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—		
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode <sup>(1)</sup>	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free		
			400 kHz mode	1.3		μS	before a new transmission can start		
			1 MHz mode <sup>(1)</sup>	0.5		μS			
IS50	Св	Bus Capacitive Lo	ading	—	400	pF	—		

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).



AC CHA	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Мах	Units	Conditions		
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20			ns	—		
		CSCK Output Low Time <sup>(3)</sup> (CSCK pin is an output)	30	_	—	ns	—		
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20	_	_	ns	—		
		CSCK Output High Time <sup>(3)</sup> (CSCK pin is an output)	30	_	_	ns	—		
CS20	TCSCKF	CSCK Output Fall Time <sup>(4)</sup> (CSCK pin is an output)	—	10	25	ns	—		
CS21	TCSCKR	CSCK Output Rise Time <sup>(4)</sup> (CSCK pin is an output)	—	10	25	ns	_		
CS30	TCSDOF	CSDO Data Output Fall Time <sup>(4)</sup>		10	25	ns			
CS31	TCSDOR	CSDO Data Output Rise Time <sup>(4)</sup>	_	10	25	ns	—		
CS35	Tdv	Clock Edge to CSDO Data Valid	—	_	10	ns	—		
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	—	20	ns	—		
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		_	ns	_		
CS41	Thcsdi	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		_	ns	_		
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	—	10	25	ns	Note 1		
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	Note 1		
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	_	ns	_		
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	_	_	ns	—		


## TABLE BDC3在FDCGMODV性E(随ULTI-CHANNEL, I<sup>2</sup>S MODES) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.



## 查询FIGURE 30-18 GP8 (DCHMOPULE (AC-LINK MODE) TIMING CHARACTERISTICS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic <sup>(1,2)</sup>	Min	Typ <sup>(3)</sup>	Max	units	TA ≤ +125°C for Extended Conditions			
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_			
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—			
CS62	TBCLK	BIT_CLK Period		81.4		ns	Bit clock is input			
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK		—	10	ns	_			
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK		—	10	ns	_			
CS70	TSYNCLO	SYNC Data Output Low Time	_	19.5		μs	Note 1			
CS71	TSYNCHI	SYNC Data Output High Time	_	1.3		μs	Note 1			
CS72	TSYNC	SYNC Data Output Period		20.8		μs	Note 1			
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	_		30	ns	CLOAD = 50 pF, VDD = 3V			
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	—	30	ns	CLOAD = 50  pF,  VDD = 3 V			
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK		—	15	ns	—			


## TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: These values assume BIT\_CLK frequency is 12.288 MHz.

**3:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### 查询FIGURE 30-19 GP8 (ECANTEMODULE I/O TIMING CHARACTERISTICS



#### TABLE 30-36: ECAN™ MODULE I/O TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Condition				Conditions
CA10	TioF	Port Output Fall Time	_	—	_	ns	See parameter D032
CA11	TioR	Port Output Rise Time		—	—	ns	See parameter D031
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120			ns	—

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## TABLE BO-37F LADE MODULE SPECIFICATIONS

	ARACTER		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
	Device Supply										
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_				
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V	—				
			Reference	ce Inpu	ts						
AD05	Vrefh	Reference Voltage High	AVss + 2.7	_	AVdd	V	See Note 1				
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0				
AD06	Vrefl	Reference Voltage Low	AVss		AVDD - 2.7	V	See Note 1				
AD06a			0		0	V	Vrefh = AVdd Vrefl = AVss = 0				
AD07	Vref	Absolute Reference Voltage	2.7	_	3.6	V	VREF = VREFH - VREFL				
AD08	IREF	Current Drain	_		10	μΑ	ADC off				
AD09	Iad	Operating Current	Ι	7.0	9.0	mA	ADC operating in 10-bit mode, see <b>Note 1</b>				
			—	2.7	3.2	mA	ADC operating in 12-bit mode, see <b>Note 1</b>				
	•		Analog	g Input							
AD12	VINH	Input Voltage Range VINH	VINL		Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input				
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input				
AD17	Rin	Recommended Imped- ance of Analog Voltage Source			200 200	Ω Ω	10-bit ADC 12-bit ADC				


Note 1:	These parameters are not characterized or tested in manufacturing.
---------	--

## 查询内BLE30F38:4 ADC MODUTE SPECIFICATIONS (12-BIT MODE)

AC CHA	AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
ADC Accuracy (12-bit Mode) – Measurements with external VREF+/VREF-											
AD20a	Nr	Resolution	1:	2 data bi	its	bits					
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
AD22a	DNL	Differential Nonlinearity	>-1	—	<1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
AD23a	Gerr	Gain Error	1.25	3.4	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
AD24a	EOFF	Offset Error	-0.2	0.9	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
AD25a	—	Monotonicity	—	—	_	—	Guaranteed				
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with i	nternal V	VREF+/VREF-				
AD20a	Nr	Resolution	1:	2 data bi	its	bits					
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD22a	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD25a	—	Monotonicity	_	—	—	—	Guaranteed				
		Dynamic	Performa	ince (12	-bit Mod	e)					
AD30a	THD	Total Harmonic Distortion		—	-75	dB					
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	—	dB	—				
AD32a	SFDR	Spurious Free Dynamic Range	80	—	—	dB	_				
AD33a	Fnyq	Input Signal Bandwidth	_	—	250	kHz	—				
AD34a	ENOB	Effective Number of Bits	11.09	11.3		bits	_				

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
ADC Accuracy (10-bit Mode) – Measurements with external VREF+/VREF-											
AD20b	Nr	Resolution	1	0 data bi	its	bits					
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	Vinl = AVSS = Vrefl = 0V, AVDD = Vrefh = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	Vinl = AVSS = Vrefl = 0V, AVDD = Vrefh = 3.6V				
AD23b	Gerr	Gain Error	0.4	3	6	LSb	Vinl = AVSS = Vrefl = 0V, AVDD = Vrefh = 3.6V				
AD24b	EOFF	Offset Error	0.2	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	—	Monotonicity	_	—	_	_	Guaranteed				
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	its with i	nternal	VREF+/VREF-				
AD20b	Nr	Resolution	1	0 data bi	its	bits					
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD25b	—	Monotonicity	_	_		_	Guaranteed				
		Dynamic	Performa	ince (10	-bit Mod	e)					
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB	—				
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	_				
AD32b	SFDR	Spurious Free Dynamic Range	72		—	dB	_				
AD33b	Fnyq	Input Signal Bandwidth	_	_	550	kHz	—				
AD34b	ENOB	Effective Number of Bits	9.16	9.4	—	bits	_				

## TABLE BU-39F LADE MODULE SPECIFICATIONS (10-BIT MODE)



# 查询**问会心R意30-20**;GP8(**外内**底)CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS

© 2009 Microchip Technology Inc.


AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур <sup>(2)</sup>	Max.	Units	Conditions		
Clock Parameters <sup>(1)</sup>									
AD50	Tad	ADC Clock Period	117.6	_		ns	—		
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	—		
Conversion Rate									
AD55	tCONV	Conversion Time	—	14 Tad		ns	—		
AD56	FCNV	Throughput Rate	—	—	500	ksps	—		
AD57	TSAMP	Sample Time	3 Tad	_		—	—		
		Timir	ng Parame	eters					
AD60	tPCS	Conversion Start from Sample Trigger <sup>(2)</sup>	2 Tad		3 Tad	—	Auto convert trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(2)</sup>	2 Tad	—	3 Tad	—	—		
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) <sup>(2)</sup>		0.5 Tad		—	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(2,3)</sup>			20	μs	—		

#### TABLE 30:40:F ADCISONVERSION (12-BIT MODE) TIMING REQUIREMENTS


**Note 1:** Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.



#### **FIGURE 30-22:** ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



# 杏油市GURE30-24GP8(ADCCC)VERSION (10-BIT MODE) TIMING CHARACTERISTICS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Typ <sup>(2)</sup>	Max.	Units	Conditions	
		Clock	Paramet	ers <sup>(1)</sup>				
AD50	TAD	ADC Clock Period	76			ns	—	
AD51	tRC	ADC Internal RC Oscillator Period		250	_	ns	—	
Conversion Rate								
AD55	tCONV	Conversion Time		12 Tad	_	_	—	
AD56	FCNV	Throughput Rate	—	—	1.1	Msps	—	
AD57	TSAMP	Sample Time	2 Tad	—	_	—	—	
		Timin	g Param	eters				
AD60	tPCS	Conversion Start from Sample Trigger <sup>(2)</sup>	2 Tad		3 Tad	—	Auto-Convert Trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(2)</sup>	2 Tad		3 Tad	—	—	
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) <sup>(2)</sup>	—	0.5 Tad	_	—	_	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(2,3)</sup>	—	—	20	μs	-	

## TABLE BU-47F JADO CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

**Note 1:** Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

**3:** The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.

#### TABLE 30-42: AUDIO DAC MODULE SPECIFICATIONS

AC/DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
Clock Parameters								
DA01	Vod+	Positive Output Differential Voltage	1	1.15	2	V	Vod+ = VDACH – VDACL See <b>Note 1, 2</b>	
DA02	Vod-	Negative Output Differential Voltage	-2	-1.15	-1	V	Vod- = VDACL – VDACH See <b>Note 1, 2</b>	
DA03	Vres	Resolution		16		bits		
DA04	Gerr	Gain Error	—	3.1	_	%	—	
DA08	FDAC	Clock frequency	—	_	25.6	MHz	_	
DA09	FSAMP	Sample Rate	0	_	100	kHz	_	
DA10	FINPUT	Input data frequency	0	—	45	kHz	Sampling frequency = 100 kHz	
DA11	TINIT	Initialization period	1024	_	_	Clks	Time before first sample	
DA12	SNR	Signal-to-Noise Ratio		61		dB	Sampling frequency = 96 kHz	

**Note 1:** Measured VDACH and VDACL output with respect to VSS, with no load and FORM bit (DACXCON<8>) = 0.

**2:** This parameter is tested at  $-40^{\circ}C \le TA \le 85^{\circ}C$  only.

查询 <b>ABLE 30F45</b> 4 COMPARATOR TIMING SPECIFICATIONS
---

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Max. Units Conditions		
300	TRESP	Response Time <sup>(1,2)</sup>		150	400	ns	—	
301	Тмс2о∨	Comparator Mode Change to Output Valid <sup>(1)</sup>	—		10	μS	_	

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

# TABLE 30-44F COMPARATOR MODULE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industria} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				Conditions
D300	VIOFF	Input Offset Voltage <sup>(1)</sup>	_	±10		mV	_
D301	VICM	Input Common Mode Voltage <sup>(1)</sup>	0	_	AVDD-1.5V	V	—
D302	CMRR	Common Mode Rejection Ratio <sup>(1)</sup>	-54	_	—	dB	—

Note 1: Parameters are characterized but not tested.

## TABLE 30-45: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


			$\label{eq:constraint} \begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions			Conditions		
VR310	TSET	Settling Time <sup>(1)</sup>	— — 10 μs —					

**Note 1:** Settling time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

## TABLE 30-46: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS


			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb	_	
VRD311	CVRAA	Absolute Accuracy	— — 0.5 LSb —					
VRD312	CVRur	Unit Resistor Value (R)	_	2k	_	Ω		

# 查询FIGURE 30-23 GP8 (PARALEEL SLAVE PORT TIMING DIAGRAM



## TABLE 30-47: PARALLEL SLAVE PORT TIME SPECIFICATIONS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
PS1	TdtV2wrH	Data in Valid before $\overline{WR}$ or $\overline{CS}$ Inactive (setup time)	20	—	—	ns	—	
PS2	TwrH2dtl	$\overline{WR}$ or $\overline{CS}$ Inactive to Data-In Invalid (hold time)	20	—	—	ns	—	
PS3	TrdL2dtV	RD and CS to Active Data-Out Valid	_	—	80	ns	—	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns	—	



## 習住URE 3032年J64(PARA供应) 潮ASTER PORT READ TIMING DIAGRAM

# TABLE 30-48: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for} \\ \mbox{Extended} \end{array}$				
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM1	PMALL/PMALH Pulse-Width	_	0.5 TCY		ns	_
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	_	ns	
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	_
PM5	PMRD Pulse-Width	_	0.5 TCY		ns	_
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	_	—	—	ns	_
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	—	_	ns	_



## 查询FIGURE 30-25:GP8(PARALEL MASTER PORT WRITE TIMING DIAGRAM

## TABLE 30-49: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industries} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Exterm} \end{array}$				
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM11	PMWR Pulse-Width	—	0.5 TCY		ns	_
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	—	_	ns	—
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	I		_	ns	—
PM16	PMCSx Pulse-Width	Tcy - 5 — — ns				—

查句ESPIC33FJ64GP802供应商

# 查询和OICHIGHUTEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +140°C.

**Note:** Programming of the Flash memory is not allowed above 125°C.

The specifications between -40°C to +140°C are identical to those shown in **Section 30.0** "**Electrical Characteristics**" for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 30.0** "Electrical Characteristics" is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

# Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias <sup>(4)</sup>	40°C to +140°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(5)</sup>	
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(5)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(5)}$	0.3V to 5.6V
Voltage on VCAP/VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin <sup>(2)</sup>	60 mA
Maximum junction temperature	+145°C
Maximum output current sunk by any I/O pin <sup>(3)</sup>	1 mA
Maximum output current sourced by any I/O pin <sup>(3)</sup>	1 mA
Maximum current sunk by all ports combined	
Maximum current sourced by all ports combined <sup>(2)</sup>	10 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
  - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx, and PGDx pins.
  - **4:** AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - 5: Refer to the "**Pin Diagrams**" section for 5V tolerant pins.

## 查询dsPIC33FJ64GP802供应商 31.1 High Temperature DC Characteristics

## TABLE 31-1: OPERATING MIPS VS. VOLTAGE

	VDD Range Temperature Range (in Volts) (in °C)	Max MIPS	
Characteristic	•		dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04
	3.0V to 3.6V	-40°C to +140°C	20

## TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+145	°C
Operating Ambient Temperature Range	TA	-40	—	+140	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD				W
Maximum Allowed Power Dissipation	PDMAX	(	TJ - TA)/θJ	A	W

## TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	CTERISTIC	S	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +140^{\circ}C$ for High Temperature						
Parameter No.	Symbol	Characteristic	Min Typ Max Units Conditions						
Operating V	Voltage								
HDC10	C10 Supply Voltage								
	Vdd		3.0 3.3 3.6 V -40°C to +140°C						

## TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature				
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (	Current (IPD)						
HDC60e	250	2000	μΑ	+140°C	3.3V	Base Power-Down Current <sup>(1,3)</sup>	
HDC61c	3	5	μΑ	+140°C	3.3V	Watchdog Timer Current: △IwDT <sup>(2,4)</sup>	

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

**2:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

DC CHARAC			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temper					
Parameter No.	Typical <sup>(1)</sup>	Мах	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+140°C	3.3V	20 MIPS	
HDC72g	18	25	1:128	mA				

#### 查询dsPIC33FI64CP802供应商 TABLE 31-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

**Note 1:** Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

# TABLE 31-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
-	Vol	Output Low Voltage						
HDO10		I/O ports	—	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
HDO16		OSC2/CLKO	—	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
	Voн	Output High Voltage						
HDO20		I/O ports	2.40	—	—	V	Юн = -1 mA, VDD = 3.3V	
HDO26		OSC2/CLKO	2.41	—	—	V	Юн = -1 mA, VDD = 3.3V	

# TABLE 31-7: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +140^{\circ}C \mbox{ for High Temperatu} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Min Typ Max Units			Conditions	
		Program Flash Memory						
HD130	Eр	Cell Endurance	10,000	_	_	E/W	-40°C to +140°C <sup>(2)</sup>	
HD134	TRETD	Characteristic Retention	20	_	—	Year	1000 E/W cycles or less and no other specifications are violated	

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

## 查论dsPAC3Chatacteristics过度 Parameters


The information contained in this section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in **Section 30.2 "AC Characteristics and Timing Parameters"**, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

## TABLE 31-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
	$\begin{array}{llllllllllllllllllllllllllllllllllll$						

## FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 31-9: PLL CLOCK TIMING SPECIFICATIONS

-	AC CTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						,
Param No.	Symbol	Characteristic Min Typ Max Units Conditio					Conditions
HOS53	DCLK	CLKO Stability (Jitter) <sup>(1)</sup>	-5	0.5	5	%	Measured over 100 ms period

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

HJUSPICS.									
	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28		_	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	_	ns			

# 查询**TAPLE 31F10**4(**\$Plo:///ASTE**R MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

# TABLE 31-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					ated)
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	_	—	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	—	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35		—	ns	_

**Note 1:** These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.

DS70292D-page 371

查到起日31082F SPIXFMOD供店 SLAVE MODE (CKE = 0) TIMING REQUIREMENTS	TABLE BICBSF SPICE		KE = 0) TIMING REQUIREMENTS
--	--------------------	--	-----------------------------

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

## TABLE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		35	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_	
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2	
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—		55	ns	_	

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

# 查询TABLE 31F144 A DC MORINE SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature								
Param No.	Symbol	nbol Characteristic Min Typ Max		Units	Conditions					
	Reference Inputs									
HAD08	IREF	Current Drain		250 —	600 50	μΑ μΑ	ADC operating, See <b>Note 1</b> ADC off, See <b>Note 1</b>			

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

# TABLE 31-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						-				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
	ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- <sup>(1)</sup>									
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	—			
HAD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD23a	Gerr	Gain Error	-2		10	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD24a	EOFF	Offset Error	-3		5	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- <sup>(1)</sup>			
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	—			
HAD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD23a	Gerr	Gain Error	2	_	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD24a	EOFF	Offset Error	2	_	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
		Dynamic I	Performa	nce (12-	-bit Mode	e) <sup>(2)</sup>				
HAD33a	Fnyq	Input Signal Bandwidth	_	—	200	kHz				

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

**2:** These parameters are characterized by similarity, but are not tested in manufacturing.

# dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						-				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
	ADC Accuracy (10-bit Mode) – Measurements with External VREF+/VREF- <sup>(1)</sup>									
HAD20b	Nr	Resolution	1	0 data bi	ts	bits	—			
HAD21b	INL	Integral Nonlinearity	-3	—	3	LSb	Vinl = AVSS = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVSS = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD23b	Gerr	Gain Error	-5	—	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD24b	EOFF	Offset Error	-1	—	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
	AD	C Accuracy (10-bit Mode)	– Meası	irement	s with Int	ernal V	REF+/VREF- <sup>(1)</sup>			
HAD20b	Nr	Resolution	1	0 data bi	ts	bits	_			
HAD21b	INL	Integral Nonlinearity	-2		2	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD22b	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD23b	Gerr	Gain Error	-5	_	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD24b	EOFF	Offset Error	-1.5		7	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
	Dynamic Performance (10-bit Mode) <sup>(2)</sup>									
HAD33b	Fnyq	Input Signal Bandwidth	_		400	kHz	_			

# TABLE BIEBEF ADCIMODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

# 查询TABLE 31F1764 A QG CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +140^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
Clock Parameters								
HAD50	Tad	ADC Clock Period <sup>(1)</sup>	147	—	_	ns	—	
Conversion Rate								
HAD56	FCNV	Throughput Rate <sup>(1)</sup>	_	_	400	Ksps		

Note 1: These parameters are characterized but not tested in manufacturing.

# TABLE 31-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
Clock Parameters								
HAD50	Tad	ADC Clock Period <sup>(1)</sup>	104	—	_	ns	—	
	Conversion Rate							
HAD56	FCNV	Throughput Rate <sup>(1)</sup>	_	—	800	Ksps	_	
Nata 4.	These percentations are observatorized but not tested in manufacturing							

Note 1: These parameters are characterized but not tested in manufacturing.

查句ESPIC33FJ64GP802供应商

# 查询32.0IC BACKAGING INEORMATION


28-Lead SPDIP



28-Lead SOIC (.300")




28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example




Example



Example



Example




Legend	: XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	YY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	NNN	Alphanumeric traceability code				
	<b>e</b> 3	Pb-free JEDEC designator for Matte Tin (Sn)				
	*	This package is Pb-free. The Pb-free JEDEC designator ( $(e_3)$ )				
		can be found on the outer packaging for this package.				
	If the full Microchip part number cannot be marked on one line, it is carried over to the next					
	line, thus I	limiting the number of available characters for customer-specific information.				

## 查到dsHackage4Details共应商

## 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B

#### 查询dsPIC33FI64CP802供应商 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	MILLMETERS				
Dimen	Dimension Limits		NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		1.27 BSC		
Overall Height	А	_	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

#### 查询dsPIC33FI64GP802供应高 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	_	_

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

## 查询dsPIC33FJ64GP802供应商

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2124A

# 查询dsPIC33FJ64GP802供应商


# 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging









	Units	MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	
Number of Pins	Ν		44		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

# 查询dsPIC33FJ64GP802供应商 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

## 查询dsPIC33FJ64GP802供应商

# 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	е		0.80 BSC		
Overall Height	А	_	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	¢	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

# 查询dsPIC33FJ64GP802供应商

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	Units	MILLIM	IETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

查句ESPIC33FJ64GP802供应商

# 查询APPENDIX AP8 REVISION HISTORY

## **Revision A (September 2007)**

Initial release of this document.

#### Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Note 1 added to all pin diagrams (see "Pin Diagrams").
Controllers"	Add External Interrupts column and Note 3 to the "dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Controller Families" table.
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1, and PMD0 through PMPD7 (Table 1-1).
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx").
	IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx").
	IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx").
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 7-1).
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources".
	Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4).
Section 20.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 20-3.
Section 26.0 "Special Features"	Added Note 2 to Figure 26-1.
	Added Note after second paragraph in <b>Section 26.2 "On-Chip Voltage Regulator".</b>
Section 29.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 29-1.
	Updated typical values in Thermal Packaging Characteristics in Table 29-3.
	Added parameters DI11 and DI12 to Table 29-9.
	Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 29-12.
	Added Extended temperature range to Table 29-13.
	Updated parameter AD63 and added Note 3 to Table 29-40 and Table 29-41.

## 查eivisionCC3(Maiy42009)3供应商

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

Section Name	Update Description
High-Performance, 16-Bit Digital Signal Controllers	Updated all pin diagrams to denote the pin voltage tolerance (see " <b>Pin Diagrams</b> ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
	Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated the Reset values for IPC14 and IPC15 and removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-21).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-33).
Section 5.0 "Flash Program Memory"	Updated <b>Section 5.3 "Programming Operations"</b> with programming time formula.
Section 9.0 "Oscillator Configuration"	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Comgulation	Added Note 1 and Note 2 to the OSCON register (see Register 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of <b>Section 9.1.1</b> " <b>System Clock Sources</b> ".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).

# 查询TABLE 33-2.164(MAJO 供SEGTION UPDATES (CONTINUED)

Section Name	Update Description
Section 10.0 "Power-Saving	Added the following registers:
Features"	PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to <b>Section 11.6.2.1 "Input Mapping"</b> .
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal	Updated the Notes in the UxMode register (see Register 18-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
Section 21.0 "10-Bit/12-Bit Analog- to-Digital Converter (ADC)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 21-1 and Figure 21-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 21-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 21-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 21-8).
Section 22.0 "Audio Digital-to-	Updated the midpoint voltage in the last sentence of the first paragraph.
Analog Converter (DAC)"	Updated the voltage swing values in the last sentence of the last paragraph in <b>Section 22.3 "DAC Output Format"</b> .
Section 23.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 23-2).
Section 24.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 24-1).
Section 27.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 27-1).
	Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 27-2).

© 2009 Microchip Technology Inc.

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 30-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 30-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 30-7).
	Updated Characteristics for I/O Pin Input Specifications and added parameter DI21 (see Table 30-9).
	Updated Program Memory values for parameters 136, 137, and 138 (renamed to 136a, 137a, and 138a), added parameters 136b, 137b, and 138b, and added Note 2 (see Table 30-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 30-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 30-21).
	Updated the IREF Current Drain parameter AD08 (see Table 30-37).
	Updated parameters AD30a, AD31a, AD32a, AD33a, and AD34a (see Table 30-38)
	Updated parameters AD30b, AD31b, AD32b, AD33b, and AD34b (see Table 30-39)

# TABLE A-233F MADOROSECTION UPDATES (CONTINUED)

## 查询Revision的 (November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Added information on high temperature operation (see " <b>Operating Range:</b> ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2</b> " <b>Open-Drain Configuration</b> ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 21.0 "10-Bit/12-Bit Analog-to- Digital Converter (ADC)"	Updated the ADC block diagrams (see Figure 21-1 and Figure 21-2).
Section 22.0 "Audio Digital-to-Analog Converter (DAC)"	Removed last sentence of the first paragraph in the section. Added a shaded note to <b>Section 22.2 "DAC Module Operation"</b> . Updated Figure 22-2: "Audio DAC Output for Ramp Input (Unsigned)".
Section 27.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in <b>Section 27.1 "Configuration Bits"</b> . Updated the Device Configuration Register Map (see Table 27-1).
Section 30.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Removed parameters DI26, DI28, and DI29 from the I/O Pin Input Specifications (see Table 30-9).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 30-12).
	Removed Table 30-43: Audio DAC Module Specifications. Original contents were updated and combined with Table 30-42 of the same name.
Section 31.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

© 2009 Microchip Technology Inc.

查句ESPIC33FJ64GP802供应商

# 查询NDEX3FJ64GP802供应商

# Α

A/D Converter
DMA
Initialization253
Key Features253
AC Characteristics
ADC Module
ADC Module (10-bit Mode)
ADC Module (12-bit Mode)
Internal RC Accuracy
Load Conditions
ADC Module
ADC11 Register Map51
Alternate Interrupt Vector Table (AIVT)
Arithmetic Logic Unit (ALU)
Assembler
MPASM Assembler
_
В
Barrel Shifter
Bit-Reversed Addressing66
Example
Implementation66
Sequence Table (16-Entry)67
Block Diagrams
16-bit Timer1 Module
A/D Module254, 255
Connections for On-Chip Voltage Regulator
DCI Module
Device Clock 141, 143
DSP Engine
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04,
and dsPIC33FJ128GPX02/X04 16
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04,
and dsPIC33FJ128GPX02/X04 CPU Core26
ECAN Module222
Input Capture195
Output Compare197
PLL143
Reset System79
Shared Port Structure159
SPI
Timer2 (16-bit)189
Timer2/3 (32-bit)
UART
Watchdog Timer (WDT)
C .

## С

C Compilers	
Hi-Tech C	320
MPLAB C	320
Clock Switching	
Enabling	
Sequence	151
Code Examples	
Erasing a Program Memory Page	77
Initiating a Programming Sequence	
Loading Write Buffers	
Port Write/Read	
PWRSAV Instruction Syntax	
Code Protection	
Comparator Module	
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	

CPU	
Control Register	28
CPU Clocking System	142
PLL Configuration	143
Selection	142
Sources	142
Customer Change Notification Service	401
Customer Notification Service	401
Customer Support	401

# D

Data Accumulators and Adder/Subtracter	
Data Space Write Saturation	
Overflow and Saturation	
Round Logic	
Write Back	
Data Address Space	
Alignment	39
Memory Map for dsPIC33FJ128GP202/204 and	
dsPIC33FJ64GP202/204 Devices	
with 8 KB RAM	41
Memory Map for dsPIC33FJ128GP802/804 and	
dsPIC33FJ64GP802/804 Devices	
with 16 KB RAM	42
Memory Map for dsPIC33FJ32GP302/304	
Devices with 4 KB RAM	
Near Data Space	
Software Stack	
Width	
Data Converter Interface (DCI) Module	
DC Characteristics	
Doze Current (IDOZE)	
High Temperature	
I/O Pin Input Specifications	
I/O Pin Output	
I/O Pin Output Specifications	
Idle Current (IDOZE)	328
Idle Current (IIDLE)	
Operating Current (IDD)	
Operating MIPS vs. Voltage	370
Power-Down Current (IPD)	328
Power-down Current (IPD)	370
Program Memory 33	1, 371
Temperature and Voltage	
Temperature and Voltage Specifications	325
Thermal Operating Conditions	370
DCI	
Introduction	247
DCI Module	
Register Map	56
Demonstration/Development Boards, Evaluation Kits,	
and Starter Kits	
Development Support	319
DMA Module	
DMA Register Map	52
DMAC Registers	131
DMAxCNT	131
DMAxCON	131
DMAxPAD	131
DMAxREQ	131
DMAxSTA	131
DMAxSTB	131
Doze Mode	154
DSP Engine	32
Multiplier	34

# 查询dsPIC33FJ64GP802供应商 ECAN Module

ECAN Module
CiBUFPNT1 register233
CiBUFPNT2 register234
CiBUFPNT3 register234
CiBUFPNT4 register235
CiCFG1 register231
CiCFG2 register232
CiCTRL1 register224
CiCTRL2 register225
CiEC register231
CiFCTRL register
CiFEN1 register233
CiFIFO register228
CiFMSKSEL1 register237
CiFMSKSEL2 register238
CiINTE register230
CiINTF register229
CiRXFnEID register237
CiRXFnSID register236
CiRXFUL1 register240
CiRXFUL2 register
CiRXMnEID register239
CiRXMnSID register239
CiRXOVF1 register241
CiRXOVF2 register241
CiTRmnCON register
CiVEC register
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)54
ECAN1 Register Map (C1CTRL1.WIN = 0)54
ECAN1 Register Map (C1CTRL1.WIN = 1)55
Eromo Tunoc 221
Frame Types
Modes of Operation223
Modes of Operation223 Overview
Modes of Operation
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       237         (CiRXMnEID)       239
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n (CiRXFnSID)       239
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Control Register (CiFCTRL)       227
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Control Register (CiFCTRL)       227         FIFO Status Register (CiFIFO)       228
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Control Register (CiFCTRL)       227         FIFO Status Register (CiFIFO)       228         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       233
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Control Register (CiFUFO)       228         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       233
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         (CiRXFnEID)       239         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       231         Baud Rate Configuration Register 2 (CiCFG1)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)
Modes of Operation       223         Overview       221         ECAN Registers       233         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       236         Baud Rate Configuration Register 2 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 2 (CiCTRL1)       224 <t< td=""></t<>
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       230         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Status Register (CiFIFO)       228         Filter 12-15 Buffer Pointer Register (CiBU
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       231         Baud Rate Configuration Register 2 (CiCFG1)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Status Regist
Modes of Operation       223         Overview       221         ECAN Registers       223         Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       237         Acceptance Filter Mask Extended Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Mask Standard Identifier Register n       239         Acceptance Filter Standard Identifier Register n       231         Baud Rate Configuration Register 2 (CiCFG1)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Status R
Modes of Operation       223         Overview       221         ECAN Registers       Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       (CiRXMnEID)       239         Acceptance Filter Mask Standard Identifier Register n       (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)       239         Acceptance Filter Standard Identifier Register n (CiRXFnSID)       236       232         Baud Rate Configuration Register 1 (CiCFG1)       231       232         Baud Rate Configuration Register 2 (CiCFG2)       232       232         Control Register 1 (CiCTRL1)       224       224         Control Register 2 (CiCTRL2)       225       227         FIFO Status Register (CiFIFO)       228       228       227         FIFO Status Register Pointer Register (CiBUFPNT4)       233       233       234       234
Modes of Operation       223         Overview       221         ECAN Registers       Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       (CiRXMnEID)       239         Acceptance Filter Mask Standard Identifier Register n       (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)       236         Baud Rate Configuration Register 1 (CiCFG1)       231       231         Baud Rate Configuration Register 2 (CiCFG2)       222       225         FIFO Control Register 1 (CiCTRL1)       224       227         FIFO Status Register (CiFIFO)       228       228         Filter 12-15 Bu
Modes of Operation       223         Overview       221         ECAN Registers       Acceptance Filter Enable Register (CiFEN1)         Acceptance Filter Extended Identifier Register n       (CiRXFnEID)         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       (CiRXMnEID)         (CiRXMnSID)       239         Acceptance Filter Mask Standard Identifier Register n       (CiRXMnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n (CiRXFnSID)       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Control Register (CiFIFO)       228         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       233         Filter 12-15 Buffer Pointer Register (CiBUFPNT4)       235         Filter 4-7 Buffer Pointer Register (CiBUFPNT2)       234         Filter 7-0 Mask Selection Regis
Modes of Operation       223         Overview       221         ECAN Registers       Acceptance Filter Enable Register (CiFEN1)         Acceptance Filter Extended Identifier Register n       (CiRXFnEID)         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       (CiRXMnEID)         (CiRXMnSID)       239         Acceptance Filter Mask Standard Identifier Register n       (CiRXMnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         Silte       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Status Register (CiFIFO)       228         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       233         Filter 12-15 Buffer Pointer Register (CiBUFPNT4)       235         Filter 4-7 Buffer Pointer Register (CiBUFPNT2)       234 </td
Modes of Operation       223         Overview       221         ECAN Registers       Acceptance Filter Enable Register (CiFEN1)       233         Acceptance Filter Extended Identifier Register n       (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       (CiRXMnEID)       239         Acceptance Filter Mask Standard Identifier Register n       (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)       236         Baud Rate Configuration Register 1 (CiCFG1)       231       Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224       Control Register 2 (CiFTL2)       225       FIFO Control Register (CiFIFO)       228         Filter 12-15 Buffer Pointer Register (CiBUFPNT4)       235
Modes of Operation       223         Overview       221         ECAN Registers       Acceptance Filter Enable Register (CiFEN1)         Acceptance Filter Extended Identifier Register n       (CiRXFnEID)         (CiRXFnEID)       237         Acceptance Filter Mask Extended Identifier Register n       (CiRXMnEID)         (CiRXMnSID)       239         Acceptance Filter Mask Standard Identifier Register n       (CiRXMnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         (CiRXMnSID)       239         Acceptance Filter Standard Identifier Register n       (CiRXFnSID)         Silte       236         Baud Rate Configuration Register 1 (CiCFG1)       231         Baud Rate Configuration Register 2 (CiCFG2)       232         Control Register 1 (CiCTRL1)       224         Control Register 2 (CiCTRL2)       225         FIFO Status Register (CiFIFO)       228         Filter 0-3 Buffer Pointer Register (CiBUFPNT1)       233         Filter 12-15 Buffer Pointer Register (CiBUFPNT4)       235         Filter 4-7 Buffer Pointer Register (CiBUFPNT2)       234 </td

ECAN TX/RX Buffer m Control Register (CiTRmnCON) 242			
Electrical Characteristics			
AC			
Equations	21		
Device Operating Frequency	12		
Errata			
	14		
F			
Flash Program Memory	73		
Control Registers			
Operations	74		
Programming Algorithm	77		
RTSP Operation	74		
Table Instructions	73		
Flexible Configuration 3	01		
н			
High Temperature Electrical Characteristics	69		
1			
- I/O Ports	50		
Parallel I/O (PIO)1 Write/Read Timing1			
I <sup>2</sup> C	00		
Operating Modes	07		
Registers			
In-Circuit Debugger			
In-Circuit Emulation			
In-Circuit Serial Programming (ICSP)			
Input Capture			
Registers 1			
Input Change Notification 1			
Instruction Addressing Modes			
File Register Instructions			
Fundamental Modes Supported			
MAC Instructions			
MCU Instructions			
Move and Accumulator Instructions			
Other Instructions	64		
Instruction Set			
Overview	14		
Summary 3			
Instruction-Based Power-Saving Modes 1	53		
Idle 1			
Sleep 1	53		
Internal RC Oscillator			
Use with WDT			
Internet Address 4			
Interrupt Control and Status Registers			
IECx			
IFSx			
	-		
IPCx	-		
Interrupt Setup Procedures			
Interrupt Disable1 Interrupt Service Routine1			
Trap Service Routine 1			
Interrupt Vector Table (IVT)			
Interrupts Coincident with Power Save Instructions 1			
Interrupto Confederit with Lower Dave Instructions	54		
J			
JTAG Boundary Scan Interface 3	01		
JTAG Interface			

# 查询MsPIC33FJ64GP802供应商

Memory Organization37
Microchip Internet Web Site 401
Modes of Operation
Disable
Initialization223
Listen All Messages 223
Listen Only223
Loopback
Normal Operation223
Modulo Addressing65
Applicability66
Operation Example65
Start and End Address65
W Address Register Selection65
MPLAB ASM30 Assembler, Linker, Librarian 320
MPLAB ICD 3 In-Circuit Debugger System 321
MPLAB Integrated Development Environment Software 319
MPLAB PM3 Device Programmer 322
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian 320

## Ν

NVM Module	
Register	Мар62

# 0

-	
Open-Drain Configuration Output Compare	
Р	
Packaging	379
Details	
Marking	
Peripheral Module Disable (PMD)	
PICkit 2 Development Programmer/Debugger and	
PICkit 2 Debug Express	300
PICkit 3 In-Circuit Debugger/Programmer and	
PICkit 3 Debug Express	321
Pinout I/O Descriptions (table)	
PMD Module	
Register Map	62
PORTA	02
Register Map	60 61
PORTB	00, 01
Register Map	61
Power-on Reset (POR)	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	
Data Access from Program Memory	
Using Program Space Visibility	71
Data Access from Program Memory	
Using Table Instructions	70
Data Access from, Address Generation	
Memory Map	
Table Read Instructions	
TBLRDH	70
	-
TBLRDL Visibility Operation	
, i	
Program Memory Interrupt Vector	20
Organization	
Reset Vector	

# R

IN	
Reader Response	402
Register Map	
CRC	
Dual Comparator	
Parallel Master/Slave Port	
Real-Time Clock and Calendar	60
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select	
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	
AD1CON3 (ADC1 Control 3)	
AD1CON4 (ADC1 Control 4)	
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	231
CiCFG2 (ECAN Baud Rate Configuration 2)	232
CiCTRL1 (ECAN Control 1)	224
CiCTRL2 (ECAN Control 2)	225
CiEC (ECAN Transmit/Receive Error Count)	231
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	
238	,
CiINTE (ECAN Interrupt Enable)	230
CiINTF (ECAN Interrupt Flag)	
CiRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)	237
CiRXFnSID (ECAN Acceptance Filter n	201
Standard Identifier)	236
CiRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	
CiRXMnEID (ECAN Acceptance Filter Mask n	240
Extended Identifier)	230
CiRXMnSID (ECAN Acceptance Filter Mask n	200
Standard Identifier)	230
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
,	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	243,
244, 246 CITDers CON (FCAN TX/DX Duffer to Control)	040
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)	
CORCON (Core Control)	
DCICON1 (DCI Control 1)	
DCICON2 (DCI Control 2)	
DCICON3 (DCI Control 3)	
DCISTAT (DCI Status)	
DMACS0 (DMA Controller Status 0)	
DMACS1 (DMA Controller Status 1)	
DMAxCNT (DMA Channel x Transfer Count)	135
DMAxCON (DMA Channel x Control)	
DMAxPAD (DMA Channel x Peripheral Address)	
DMAxREQ (DMA Channel x IRQ Select)	
DMAxSTA (DMA Channel x RAM Start Address A).	
DMAxSTB (DMA Channel x RAM Start Address B).	
DSADR (Most Recent DMA RAM Address)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
•	

# dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

System Control

Timing Characteristics

Т

查询6997 10999 109 (318962) 供应商
IFS1 (Interrupt Flag Status 1)
IFS2 (Interrupt Flag Status 2)101, 108
IFS3 (Interrupt Flag Status 3)102, 109
IFS4 (Interrupt Flag Status 4)103, 110
INTCON1 (Interrupt Control 1)94
INTCON2 (Interrupt Control 2)96
INTTREG Interrupt Control and Status Register 127
IPC0 (Interrupt Priority Control 0)111
IPC1 (Interrupt Priority Control 1) 112
IPC11 (Interrupt Priority Control 11)121
IPC14 (Interrupt Priority Control 14) 122
IPC15 (Interrupt Priority Control 15) 123
IPC16 (Interrupt Priority Control 16)124
IPC17 (Interrupt Priority Control 17) 125
IPC18 (Interrupt Priority Control 18)126
IPC2 (Interrupt Priority Control 2)113
IPC3 (Interrupt Priority Control 3) 114
IPC4 (Interrupt Priority Control 4) 115
IPC5 (Interrupt Priority Control 5) 116
IPC6 (Interrupt Priority Control 6) 117
IPC7 (Interrupt Priority Control 7)118
IPC8 (Interrupt Priority Control 8) 119
IPC9 (Interrupt Priority Control 9) 120
NVMCON (Flash Memory Control)75
NVMKEY (Nonvolatile Memory Key)76
OCxCON (Output Compare x Control)199
OSCCON (Oscillator Control)145
OSCTUN (FRC Oscillator Tuning) 149
PLLFBD (PLL Feedback Divisor) 148
PMD1 (Peripheral Module Disable
Control Register 1) 155
PMD2 (Peripheral Module Disable
Control Register 2)156
PMD3 (Peripheral Module Disable
Control Register 3)
PxTCON (PWM Time Base Control)
RCON (Reset Control)
RSCON (DCI Receive Slot Control)
SPIxCON1 (SPIx Control 1)
SPIxCON2 (SPIx Control 2)
SPIxSTAT (SPIx Status and Control)
SR (CPU Status)
T1CON (Timer1 Control)
TCxCON (Input Capture x Control)
TSCON (DCI Transmit Slot Control)
TxCON (Type B Time Base Control)
TyCON (Type C Time Base Control)
UxMODE (UARTx Mode)216 UxSTA (UARTx Status and Control)218
Reset
Illegal Opcode
Trap Conflict
Uninitialized W Register
Reset Sequence
Reset Sequence
189519
S
Serial Peripheral Interface (SPI)
Software Reset Instruction (SWR)
Software Simulator (MPLAB SIM)
Software Stack Pointer, Frame Pointer
CALL Stack Frame

Special Features of the CPU......301

Ċ	CLKO and I/O	335			
Timing	iming Diagrams				
1	0-bit A/D Conversion (CHPS<1:0> = 01,				
	SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)	361			
1	0-bit A/D Conversion (CHPS<1:0> = 01,				
	SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,				
	SAMC<4:0> = 00001)	361			
1	2-bit A/D Conversion				
	(ASAM = 0, SSRC<2:0> = 000)	359			
E	Brown-out Situations	. 85			
	DCI AC-Link Mode				
0	DCI Multi -Channel, I <sup>2</sup> S Modes	351			
E	ECAN I/O	355			
	External Clock				
	2Cx Bus Data (Master Mode)				
L	2Cx Bus Data (Slave Mode)	349			
L	2Cx Bus Start/Stop Bits (Master Mode)	347			
	2Cx Bus Start/Stop Bits (Slave Mode)				
1	nput Capture (CAPx)	340			
	DC/PWM				
	Dutput Compare (OCx)	340			
F	Reset, Watchdog Timer, Oscillator Start-up Timer				
	and Power-up Timer	336			
5	SPIx Master Mode (CKE = 0)	342			
	SPIx Master Mode (CKE = 1)				
	SPIx Slave Mode (CKE = 0)				
5	SPIx Slave Mode (CKE = 1)	345			
٦	Fimer1, 2 and 3 External Clock	338			
	g Requirements				
	ADC Conversion (10-bit mode)				
F	ADC Conversion (12-bit Mode)	377			
C	CLKO and I/O	335			
	DCI AC-Link Mode				
0	DCI Multi-Channel, I <sup>2</sup> S Modes	352			
E	External Clock	333			
	nput Capture				
	SPIx Master Mode (CKE = 0)				
	SPIx Module Master Mode (CKE = 1)				
	SPIx Module Slave Mode (CKE = 0)				
	SPIx Module Slave Mode (CKE = 1)	374			
	g Specifications				
1	10-bit A/D Conversion Requirements	362			
1	2-bit A/D Conversion Requirements	360			
	CAN I/O Requirements				
	2Cx Bus Data Requirements (Master Mode)				
	2Cx Bus Data Requirements (Slave Mode)				
C	Dutput Compare Requirements	340			
	PLL Clock 334,				
	QEI External Clock Requirements				
C	QEI Index Pulse Requirements	342			
F	Reset, Watchdog Timer, Oscillator Start-up Timer,				
	Power-up Timer and Brown-out Reset				
	Requirements				
	Simple OC/PWM Mode Requirements				
	SPIx Master Mode (CKE = 0) Requirements				
	SPIx Master Mode (CKE = 1) Requirements				
	SPIx Slave Mode (CKE = 0) Requirements				
5	SPIx Slave Mode (CKE = 1) Requirements	346			
ary	© 2009 Microchip Technology	Inc			
uiy		mu.			

Register Map ..... 62

**Temperature and Voltage Specifications** 

SPI Module

查询dsFIne的3Fx16441P8602 限地碰破ents	38
Timer3 External Clock Requirements	39
U	
UART Module	
UART1 Register Map 49, 5	50
Universal Asynchronous Receiver Transmitter (UART) 2	15
Using the RCON Status Bits	
V	
-	
Voltage Regulator (On-Chip)	05
W	
Watchdog Time-out Reset (WDTR)	85
Watchdog Timer (WDT) 301, 30	
Programming Considerations	06
WWW Address	01
WWW, On-Line Support	

查句ESPIC33FJ64GP802供应商

# 查询**THEIMICROCHIP2WEBS**ITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers receives e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://support.microchip.com

# **查EADER RESPONSE**共应商

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	E: Reader Response			
Fron	rom: Name			
	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Appl	ication (optional):			
Wou	ld you like a reply?YN			
Devi	ce: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Data Sheet	Literature Number: DS70292D		
Que	stions:			
1. \	What are the best features of this document?			
-				
2.	How does this document meet your hardware and software of	development needs?		
-				
3.	3. Do you find the organization of this document easy to follow? If not, why?			
-				
4.	4. What additions to the document do you think would enhance the structure and subject?			
-				
5.	5. What deletions from the document could be made without affecting the overall usefulness?			
-				
6.	6. Is there any incorrect or misleading information (what and where)?			
7.	How would you improve this document?			
-				
-				

# 查询PRODUCTOIDENT供应ATION SYSTEM

Г

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel FI Temperature Rar	amily - y Size (  ag (if a nge	KB)		Examples: a) dsPIC33FJ32GP302-E/SP: General Purpose dsPIC33, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GP3	=	General Purpose family General Purpose family General Purpose family	
Pin Count:	02 04		28-pin 44-pin	
Temperature Range:	I E H	= = =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended) -40°C to+140°C (High)	
Package:	SP SO ML MM PT	= = =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)	

٦



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

**Kokomo** Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

# ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

## EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820