010 Microchip Technology Inc.

sc.com

# MICROCHIP

# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Data Sheet

# High-Performance, 16-bit Digital Signal Controllers

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-1-60932-027-0

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO® MCUs and dsPIO® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **High-Performance, 16-Bit Digital Signal Controllers**

#### **Operating Range:**

- Up to 40 MIPS operation (at 3.0-3.6V):
  - Industrial temperature range (-40°C to +85°C)
  - Extended temperature range (-40°C to +125°C)

#### **High-Performance DSC CPU:**

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators with rounding and saturation options
- Flexible and powerful addressing modes:
  - Indirect
  - Modulo
  - Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
  - Accumulator write back for DSP operationsDual data fetch
- Up to ±16-bit shifts for up to 40-bit data

#### **Direct Memory Access (DMA):**

- 4-channel hardware DMA
- 1 Kbyte dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
  - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

#### **Digital I/O:**

- Up to 85 programmable digital I/O pins
- Wake-up/Interrupt-on-Change for up to 24 pins
- Output pins can drive voltage from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- 5V tolerant digital input pins
- 16 mA source/sink on all PWM pins

#### **On-Chip Flash and SRAM:**

- Flash program memory (up to 64 Kbytes)
- Data SRAM (up to 8 Kbytes)
- · Boot and General Security for program Flash

#### **Peripheral Features:**

- Timer/Counters, up to five 16-bit timers
  - Can pair up to make one 32-bit timer
- Input Capture (up to four channels):
  - Capture on up, down or both edges
  - 16-bit capture input functions
  - 4-deep FIFO on each capture
- Output Compare (up to four channels):
  - Single or Dual 16-bit Compare mode
  - 16-bit Glitchless PWM mode
- 4-wire SPI (up to two modules):
  - Framing supports I/O interface to simple codecs
  - 1-deep FIFO buffer
  - Supports 8-bit and 16-bit data
  - Supports all serial clock formats and sampling modes
- I<sup>2</sup>C<sup>™</sup> (up to two modules):
  - Supports Full Multi-Master Slave mode
  - 7-bit and 10-bit addressing
  - Bus collision detection and arbitration
  - Integrated signal conditioning
  - Slave address masking

# 查得的eral Features (Contineed)

- UART (up to two modules):
  - Interrupt on address bit detect
  - Interrupt on UART error
  - Wake-up on Start bit from Sleep mode
  - 4-character TX and RX FIFO buffers
  - LIN bus support
  - IrDA<sup>©</sup> encoding and decoding in hardware
  - High-Speed Baud mode
  - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN<sup>™</sup> module) 2.0B active:
  - Up to eight transmit and up to 32 receive buffers
  - 16 receive filters and three masks
  - Loopback, Listen Only and Listen All
  - Messages modes for diagnostics and bus monitoring
  - Wake-up on CAN message
  - Automatic processing of Remote Transmission Requests
  - FIFO mode using DMA
  - DeviceNet<sup>™</sup> addressing support
- Quadrature Encoder Interface (up to 2 modules):
  - Phase A, Phase B, and index pulse input
  - 16-bit up/down position counter
  - Count direction status
  - Position Measurement (x2 and x4) mode
  - Programmable digital noise filters on inputs
  - Alternate 16-bit Timer/Counter mode
  - Interrupt on position counter rollover/underflow

#### High-Speed PWM Module Features:

- Up to nine PWM generators with up to 18 outputs
- · Primary and Secondary time-base
- Individual time base and duty cycle for each of the PWM output
- Dead time for rising and falling edges:
  - Duty cycle resolution of 1.04 ns
  - Dead-time resolution of 1.04 ns
- Phase shift resolution of 1.04 ns
- Frequency resolution of 1.04 ns
- PWM modes supported:
  - Standard Edge-Aligned
  - True Independent Output
  - Complementary
  - Center-Aligned
  - Push-Pull
  - Multi-Phase
  - Variable Phase
  - Fixed Off-Time
  - Current Reset
  - Current-Limit

- Independent Fault/Current-Limit inputs
- Output override control
- Special Event Trigger
- PWM capture feature
- Prescaler for input clock
- Dual Trigger from PWM TO ADC
- PWMxL, PWMxH output pin swapping
- On-the-Fly PWM Frequency, Duty cycle and Phase Shift changes
- Disabling of Individual PWM generators
- Leading-Edge Blanking (LEB) functionality

#### **High-Speed Analog Comparator:**

- Up to four Analog Comparators:
  - 20 ns response time
  - 10-bit DAC for each analog comparator
  - DACOUT pin to provide DAC output
  - Programmable output polarity
  - Selectable input source
  - ADC sample and convert capability
- PWM module interface:
  - PWM Duty Cycle Control
  - PWM Period Control
  - PWM Fault Detect

#### **Interrupt Controller:**

- 5-cycle latency
- · Up to five external interrupts
- Seven programmable priority levels
- Five processor exceptions

#### High-Speed 10-bit ADC:

- 10-bit resolution
- Up to 24 input channels grouped into 12 conversion pairs
- Two internal reference monitoring inputs grouped into a pair
- Successive Approximation Register (SAR) converters for parallel conversions of analog pairs:
  - 4 Msps for devices with two SARs
  - 2 Msps for devices with one SAR
- · Dedicated result buffer for each analog channel
- Independent trigger source section for each analog input conversion pairs

#### **Power Management:**

- On-chip 2.5V voltage regulator
- Switch between clock sources in real time
- · Idle, Sleep, and Doze modes with fast wake-up

#### CMOS Flash Technology:

- Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- Low power consumption

#### System Management:

- Flexible clock options:
  - External, crystal, resonator, internal RC
  - Phase-Locked Loop (PLL) with 120 MHz VCO
  - Primary Crystal Oscillator (OSC) in the range of 3 MHz to 40 MHz
  - Secondary oscillator (SOSC)
  - Internal Low-Power RC (LPRC) oscillator at a frequency of 32.767 kHz
  - Internal Fast RC (FRC) oscillator at a frequency of 7.37 MHz
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer with its RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- Reference Oscillator Output

#### **Application Examples:**

- AC-to-DC Converters
- Automotive HID
- Battery Chargers
- DC-to-DC Converters
- Digital Lighting
- Induction Cooking
- LED Ballast
- Renewable Power/Pure Sine Wave Inverters
- Uninterruptible Power Supply (UPS)

#### Packaging:

- 64-pin QFN (9x9x0.9 mm)
- 64-pin TQFP (10x10x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)

Note:	See the dsPIC33FJ32GS406/606/608/
	610 and dsPIC33FJ64GS406/606/608/
	610 Controller Families table for exact
	peripheral features per device.

#### dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 PRODUCT FAMILIES


The device names, pin counts, memory sizes, and peripheral availability of each device are listed in Table 1. The following pages show their pinout diagrams.

# TABLE 1: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CONTROLLER FAMILIES

		-									1	1									
		es)						ø									ADC				
Device	Pins	Program Flash Memory (Kbytes)	RAM (Bytes)	16-bit Timer	Input Capture	Output Compare	UART	Quadrature Encoder Interface	IdS	ECANTM	DMA Channels	PWM	Analog Comparator	External Interrupts	DAC Output	I <sup>2</sup> C <sup>TM</sup>	SARs	Sample and Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPIC33FJ32GS406	64	32	4K	5	4	4	2	1	2	0	0	6x2	0	5	0	2	1	5	16	58	PT, MR
dsPIC33FJ32GS606	64	32	4K	5	4	4	2	2	2	0	0	6x2	4	5	1	2	2	6	16	58	PT, MR
dsPIC33FJ32GS608	80	32	4K	5	4	4	2	2	2	0	0	8x2	4	5	1	2	2	6	18	74	PT
dsPIC33FJ32GS610	100	32	4K	5	4	4	2	2	2	0	0	9x2	4	5	1	2	2	6	24	85	PT, PF
dsPIC33FJ64GS406	64	64	8K	5	4	4	2	1	2	0	0	6x2	0	5	0	2	1	5	16	58	PT, MR
dsPIC33FJ64GS606	64		9K <sup>(1)</sup>		4	4	2	2	2	1	4	6x2	4	5	1	2	2	6	16	58	PT, MR
dsPIC33FJ64GS608	80		9K <sup>(1)</sup>	5	4	4	2	2	2	1	4	8x2	4	5	1	2	2	6	18	74	PT
dsPIC33FJ64GS610	100	64	9K <sup>(1)</sup>	5	4	4	2	2	2	1	4	9x2	4	5	1	2	2	6	24	85	PT, PF


Note 1: RAM size is inclusive of 1 Kbyte DMA RAM.

#### 查询dsPIC33FJ64GS606供应商




# 查询dsPIC33FJ64GS606供应商

Pin Diagrams (Continued)




Pin Diagrams (Continued)




#### 查询dsPIC33FJ64GS606供应商 **Pin Diagrams (Continued)**

64-Pin TQFP Pins are up to 5V tolerant PWM5H/UPDN1/CN16/RD7 OC2/SYNCO2/FLT6/RD OC3/FLT7/SYNCI3/RD2 PWM1L1/FLT8/RE0 PWM6H/CN14/RD5 OC4/SYNCO1/RD3 C1RX/SYNCI4/RF0 PWM5L/CN15/RD6 PWM6L/CN13/RD4 VCAP/VDDCORE PWM1H1/RE1 PWM2H/RE3 PWM2L/RE2 **PWM3L/RE4** C1TX/RF1 VDD n Π 2 PWM3H/RE5 48 PWM4L/RE6 47 PWM4H/RF7 46 SCK2/FLT12/CN8/RG6 45 SDI2/FLT11/CN9/RG7 44 SDO2/FLT10/CN10/RG8 43 MCLR 42 41 dsPIC33FJ64GS606 Vss 🗆 9 40



Pin Diagrams (Continued)




#### 查询dsPIC33FJ64GS606供应商 Pin Diagrams (Continued)

64-Pin QFN Pins are up to 5V tolerant PWM5H/UPDN1/CN16/RD7 OC2/SYNCO2/FLT6/RD OC3/FLT7/SYNCI3/RD2 OC4/SYNCO1/RD3 PWM1L1/FLT8/RE0 C1RX/SYNCI4/RF0 PWM5L/CN15/RD6 PW/M6H/CN14/RD5 PWM6L/CN13/RD4 VCAP/VDDCORE PWM1H1/RE1 PWM2H/RE3 PWM2L/RE2 PWM3L/RE4 C1TX/RF1 ۷DD 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 PWM3H/RE5 1 48 PGEC2/SOSCO/T1CK/CN0/RC14 PGED2/SOSCI/T4CK/CN1/RC13 PWM4L/RE6 2 47 PWM4H/RE7 3 4 OC1/QEB1/FLT5/RD0 46 IC4/QEA1/FLT4/INT4/RD11 SCK2/FLT12/CN8/RG6 45 5 SDI2/FLT11/CN9/RG7 IC3/INDX1/FLT3/INT3/RD10 44 SDO2/FLT10/CN10/RG8 6 43 IC2/FLT2/U1CTS/INT2/RD9 IC1/FLT1/SYNCI1/INT1/RD8 MCLR 7 42 SS2/FLT9/SYNCI2/T5CK/CN11/RG9 8 41 Vss dsPIC33FJ64GS606 9 OSC2/REFCLKO/CLKO/RC15 Vss 40 10 OSC1/CLKIN/RC12 Vdd 39 AN5/CMP3B/AQEB1/CN7/RB5 11 38 Vdd AN4/CMP2C/CMP3A/AQEA1/CN6/RB4 SCL1/RG2 12 37 AN3/CMP2B/AINDX1/CN5/RB3 13 SDA1/RG3 36 14 15 AN2/CMP1C/CMP2A/ASS1/CN4/RB2 U1RTS/SCK1/INT0/RF6 35 PGEC3/B/AN1/CMP1B/CN3/RB1 34 U1RX/SDI1/RF2 PGED3/AN0/CMP1A/CMP4C/CN2/RB0 16 33 U1TX/SDO1/RF3 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 AVSS AN8/<u>U2CTS</u>/RB8 AVDD TMS/AN10/RB10 Vss VDD PGEC1/AN6/CMP3C/CMP4A/OCFA/RB6 AN9/DACOUT/RB9 TCK/AN12/CMP1D/RB12 TDI/AN13/CMP2D/RB13 AN14/CMP3D/SS1/U2RTS/RB14 AN15/CMP4D/OCFB/CN12/RB15 U2RX/SDA2/FLT17/CN17/RF4 PGED1/AN7/CMP4B/RB7 TDO/AN11/EXTREF/RB11 U2TX/SCL2/FLT18/CN18/RF5 The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Note: VSS externally.

#### 查询dsPIC33FJ64GS606供应商

Pin Diagrams (Continued)




#### 查询dsPIC33FJ64GS606供应商 Pin Diagrams (Continued)

80-Pin TQFP Pins are up to 5V tolerant PWM7H/OC4/SYNC01/RD3 PWM5H/UPDN1/CN16/RD7 OC2/SYNCO2/FLT6/RD1 PWM7L/CN19/RD13 INDX2SYNCI4//RG0 PWM6H/CN14/RD5 PWM1L1/FLT8/RE0 PWM5L/CN15/RD6 PWM6L/CN13/RD4 OC3/FLT7/RD2 VCAP/VDDCORE PWM1H1/RE PWM2H/RE3 PWM2L/RE2 QEA2/RD12 PWM3L/RE4 C1TX/RF1 C1RX/RF0 QEB2/RG1 ۷DD 80 77 75 75 75 75 71 70 69 68 67 66 65 63 63 63 61 73 C PGEC2/SOSCO/T1CK/CN0/RC14 60 PWM3H/RE5 PGED2/SOSCI/T4CK/CN1/RC13 PWM4L/RE6 59 2 OC1/QEB1/FLT5/RD0 58 PWM4H/RE7 3 IC4/QEA1/FLT4/RD11 57 AN16/T2CK/RC1 4 IC3/INDX1/FLT3/RD10 AN17/T3CK/RC2 56 5 IC2/FLT2/RD9 SCK2/FLT12/CN8/RG6 55 6 IC1/FLT1/SYNCI1/RD8 SDI2/FLT11/CN9/RG7 54 SDA2/INT4/FLT19/RA15 SDO2/FLT10/CN10/RG8 8 53 MCLR SCL2/INT3/FLT20/RA14 52 9 SS2/FLT9/T5CK/CN11/RG9 51 Vss 10 dsPIC33FJ64GS608 OSC2/REFCLKO/CLKO/RC15 Vss 11 50 OSC1/CLKIN/RC12 VDD 12 49 Vdd TMS/FLT13/INT1/RE8 13 48 SCL1/RG2 TDO/FLT14/INT2/RE9 47 14 AN5/CMP3B/AQEB1/CN7/RB5 SDA1/RG3 46 15 AN4/CMP2C/CMP3A/AQEA1/CN6/RB4 SCK1/INT0/RF6 16 45 AN3/CMP2B/AINDX1/CN5/RB3 17 44 SDI1/RF7 AN2/CMP1C/CMP2A/ASS1/CN4/RB2 SDO1/RF8 18 43 PGEC3/AN1/CMP1B/CN3/RB1 19 U1RX/RF2 42 PGED3/AN0/CMP1A/CMP4C/CN2/RB0 20 U1TX/RF3 41 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 39 9 2 AVSS -WM8H/RA10 AVDD AN8/U2CTS/RB8 PGEC1/AN6CMP3C/CMP4A//OCFA/RB6 PW/M8L/RA9 AN9/DACOUT/RB9 AN10/RB10 Vss VDD TDI/AN13/CMP2D/RB13 AN14/CMP3D/SS1/U2RTS/RB14 J1RTS/FLT16/SYNCI2/CN21/RD15 U2TX/FLT18/CN18/RF5 PGED1/AN7/CMP4B/RB7 AN11/EXTREF/RB11 TCK/AN12/CMP1D/RB12 AN15/CMP4D/OCFB/CN12/RB15 U1 CTS/FLT 15/S YNCI3/CN20/RD14 U2RX/FLT17/CN17/RF4

#### 查询dsPIC33FJ64GS606供应商

Pin Diagrams (Continued)



#### 查询dsPIC33FJ64GS606供应商 Pin Diagrams (Continued)

100-Pin TQFP = Pins are up to 5V tolerant PWM5H/UPDN1/CN16/RD7 OC2/SYNCO2/FLT6/RD1 SYNCO1/FLT23/RG14 PWM7L/CN19/RD13 
 PW/M1L/FLT8/RE0

 AN23/CN23/RA7

 AN22/CN22/RA6
 PWM6H/CN14/RD5 PWM5L/CN15/RD6 PWM6L/CN13/RD4 PWM7H/OC4/RD3 OC3/FLT7/RD2 VCAP/VDDCORE PWM9H/RG12 PWM9L/RG13 PWM2H/RE3 PWM1H/RE1 QEA2/RD12 PWM2L/RE2 PWM3L/RE4 C1TX/RF1 INDX2/RG0 QEB2/RG1 ۵۵۸ С 75 Vss SYNCI1/RG15 PGEC2/SOSCO/T1CK/CN0/RC14 74 VDD 2 73 PGED2/SOSCI/CN1/RC13 PWM3H/RE5 3 72 OC1/QEB1/FLT5/RD0 PWM4L/RE6 4 IC4/QEA1/FLT4/RD11 71 PWM4H/RE7 5 IC3/INDX1/FLT3/RD10 70 AN16/T2CK/RC1 6 IC2/FLT2/RD9 AN17/T3CK/RC2 69 AN18/T4CK/RC3 IC1/FLT1/RD8 68 8 INT4/FLT19/SYNCI4/RA15 AN19/T5CK/RC4 67 9 INT3/FLT20/RA14 SCK2/FLT12/CN8/RG6 10 66 Vss SDI2/FLT11/CN9/RG7 65 11 OSC2/REFCLKO/CLKO/RC15 SDO2/FLT10/CN10/RG8 12 64 dsPIC33FJ64GS610 OSC1/CLKIN/RC12 MCL R 63 13 VDD SS2/FLT9/CN11/RG9 62 14 Vss TDO/RA5 15 61 Vdd TDI/RA4 16 60 TMS/RA0 SDA2/FLT21/RA3 17 59 AN20/FLT13/INT1/RE8 18 58 SCL2/FLT22/RA2 AN21/FLT14/INT2/RE9 SCL1/RG2 19 57 AN5/CMP3B/AQEB1/CN7/RB5 SDA1/RG3 20 56 AN4/CMP2C/CMP3A/AQEA1/CN6/RB4 21 55 SCK1/INT0/RF6 AN3/CMP2B/AINDX1/CN5/RB3 22 54 SDI1/RF7 AN2/CMP1C/CMP2A/ASS1/CN4/RB2 23 SDO1/RF8 53 PGEC3/AN1/CMP1B/CN3/RB1 U1RX/RF2 24 52 U1TX/RF3 PGED3/AN0/CMP1A/CMP4C/CN2/RB0 25 51 28 29 30 31 4 43 4 4 45 9 4 48 49 20 PGED1/AN7/CMP4B/RB7 U2RTS/RF13 U2CTS/RF12 AN12/CMP1D/RB12 AVSS AN8/RB8 AN13/CMP2D/RB13 [ AN14/CMP3D/<u>SS1/</u>RB14 [ AN15/CMP4D/OCFB/CN12/RB15 [ AVDD U1CTS/FLT15/SYNCI3/CN20/RD14 U1RTS/FLT16/SYNCI2/CN21/RD15 U2RX/FLT17/CN17/RF4 | U2TX/FLT18/CN18/RF5 | PGEC1/AN6/CMP3C/CMP4A//OCFA/RB6 AN9/DACOUT/RB9 VDD Vss VDD AN10/RB10 AN11/EXTREF/RB11 Vss TCK/RA1

# 查询dsPIC33FJ64GS606供应商 Table of Contents

dsPIC	C33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Product Families	6
1.0	Device Overview	19
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	25
3.0	CPU	35
4.0	Memory Organization	47
5.0	Flash Program Memory	109
6.0	Resets	115
7.0	Interrupt Controller	123
8.0	Direct Memory Access (DMA)	177
9.0	Oscillator Configuration	187
10.0	Power-Saving Features	
11.0	I/O Ports	209
12.0	Timer1	211
	Timer2/3/4/5 features	
	Input Capture	
	Output Compare	
	High-Speed PWM	
	Quadrature Encoder Interface (QEI) Module	
18.0	Serial Peripheral Interface (SPI)	259
	Inter-Integrated Circuit (I <sup>2</sup> C <sup>TM</sup> )	
	Universal Asynchronous Receiver Transmitter (UART)	
	Enhanced CAN (ECAN™) Module	
22.0	High-Speed 10-bit Analog-to-Digital Converter (ADC)	305
	High-Speed Analog Comparator	
	Special Features	
	Instruction Set Summary	
	Development Support	
	Electrical Characteristics	
	Packaging Information	389
	ndix A: Migrating from dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 to dsPIC33FJ32GS406/606/608/610	
	SPIC33FJ64GS406/606/608/610 Devices	
	ndix B: Revision History	
	Aicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	er Response	
Produ	Ict Identification System	417

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### 1.0 DEVICE OVERVIEW

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32GS406/606/608/610
	and dsPIC33FJ64GS406/606/608/610
	families of devices. It is not intended to be
	a comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F/PIC24H
	Family Reference Manual". Please see
	the Microchip web site (www.micro-
	chip.com) for the latest dsPIC33F/PIC24H
	Family Reference Manual sections.


This document contains device-specific information for the following dsPIC33F Digital Signal Controller (DSC) devices:

- dsPIC33FJ32GS406
- dsPIC33FJ32GS606
- dsPIC33FJ32GS608
- dsPIC33FJ32GS610
- dsPIC33FJ64GS406
- dsPIC33FJ64GS606
- dsPIC33FJ64GS608
- dsPIC33FJ64GS610

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32GS406/ 606/608/610 and dsPIC33FJ64GS406/606/608/610 devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

#### 查询dsPIC33FJ64GS606供应商 FIGURE 1-1: BLOCK DIAGRAM



# 查询dsPIC33FJ64GS606供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	Description						
AN0-AN23		Analog	Analog input channels						
CLKI CLKO	I O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.						
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.						
SOSCI SOSCO	I O	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.						
CN0-CN23		ST	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.						
C1RX C1TX	I O	ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin.						
IC1-IC4	Ι	ST	Capture inputs 1/4						
INDX1, INDX2, AINDX1 QEA1, QEA2, AQEA1		ST ST	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode.						
QEB1, QEB2, AQEB1	I	ST	Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.						
UPDN1	0	CMOS	Position Up/Down Counter Direction State.						
OCFA OCFB OC1-OC4	   0	ST ST —	Compare Fault A input (for Compare Channels 1 and 2) Compare Fault B input (for Compare Channels 3 and 4) Compare Outputs 1 through 4						
INT0 INT1 INT2 INT3 INT4		ST ST ST ST ST	External Interrupt 0 External Interrupt 1 External Interrupt 2 External Interrupt 3 External Interrupt 4						
RA0-RA15	I/O	ST	PORTA is a bidirectional I/O port						
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port						
RC0-RC15	I/O	ST	PORTC is a bidirectional I/O port						
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port						
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port						
RF0-RF13	I/O	ST	PORTF is a bidirectional I/O port						
RG0-RG15	I/O	ST	PORTG is a bidirectional I/O port						
T1CK T2CK T3CK T4CK	   	ST ST ST ST	Timer1 External Clock Input Timer2 External Clock Input Timer3 External Clock Input Timer4 External Clock Input						
T5CK Legend: CMOS = CMO		ST	Timer5 External Clock Input or output Analog = Analog input I = Input						

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic

Analog = Analog input I = Input P = Power

O = Output

#### 查询dsPIC33FJ64GS606供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Nam	e Pin Type	Buffer Type	Description								
U1CTS		ST	UART1 clear to send								
U1RTS	0		UART1 ready to send								
U1RX	Í	ST	UART1 receive								
U1TX	0	_	UART1 transmit								
U2CTS	I	ST	UART2 clear to send								
U2RTS	Ó	_	UART2 ready to send								
U2RX	I I	ST	UART2 receive								
U2TX	Ó	_	UART2 transmit								
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1								
SDI1		ST	SPI1 data in								
SDO1	Ö	_	SPI1 data out								
SS1, ASS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O								
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2								
SDI2		ST	SPI2 data in								
SDO2	0		SPI2 data ut								
<u>SS2</u>	1/0	ST	SPI2 slave synchronization or frame pulse I/O								
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1								
SDA1	1/O 1/O	ST	Synchronous serial data input/output for I2C1								
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2								
SDA2	I/O	ST	Synchronous serial data input/output for I2C2								
TMS		TTL	JTAG Test mode select pin								
TCK		TTL	JTAG test clock input pin								
TDI		TTL	JTAG test data input pin								
TDO	0		JTAG test data output pin								
CMP1A		Analog	Comparator 1 Channel A								
CMP1B		Analog	Comparator 1 Channel B								
CMP1C	1	Analog	Comparator 1 Channel C								
CMP1D		Analog	Comparator 1 Channel D								
CMP2A	I	Analog	Comparator 2 Channel A								
CMP2B	I	Analog	Comparator 2 Channel B								
CMP2C	1	Analog	Comparator 2 Channel C								
CMP2D	1	Analog	Comparator 2 Channel D								
CMP3A	I	Analog	Comparator 3 Channel A								
CMP3B		Analog	Comparator 3 Channel B								
CMP3C		Analog	Comparator 3 Channel C								
CMP3D		Analog	Comparator 3 Channel D								
CMP4A		Analog	Comparator 4 Channel A								
CMP4B	1	Analog	Comparator 4 Channel B								
CMP4C		Analog	Comparator 4 Channel C								
CMP4D	I	Analog	Comparator 4 Channel D								
DACOUT	0	_	DAC output voltage								
EXTREF	I	Analog	External Voltage Reference Input for the Reference DACs								
REFCLK	0		REFCLK output signal is a postscaled derivative of the system clock								
	S = CMOS corr	natible input									
	Schmitt Trigger										

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 I = Input

 ST = Schmitt Trigger input with CMOS levels
 P = Power
 O = Output

 TTL = Transistor-Transistor Logic
 TTL = Transistor-Transistor Logic
 D = Output

#### 查询dsPIC33FJ64GS606供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description						
FLT1-FLT23	I	ST	Fault Inputs to PWM Module						
SYNCI1-SYNCI4	I	ST	External synchronization signal to PWM Master Time Base						
SYNCO1-SYNCO2	0	_	PWM Master Time Base for external device synchronization						
PWM1L	0	_	PWM1 Low output						
PWM1H	0	—	PWM1 High output						
PWM2L	0	_	PWM2 Low output						
PWM2H	0	_	PWM2 High output						
PWM3L	0	_	PWM3 Low output						
PWM3H	0	_	PWM3 High output						
PWM4L	0	_	PWM4 Low output						
PWM4H	0	_	PWM4 High output						
PWM5L	0	_	PWM5 Low output						
PWM5H	0	_	PWM5 High output						
PWM6L	0	_	PWM6 Low output						
PWM6H	0	_	PWM6 High output						
PWM7L	0	_	PWM7 Low output						
PWM7H	0	_	PWM7 High output						
PWM8L	0	_	PWM8 Low output						
PWM8H	0	_	PWM8 High output						
PWM9L	0	_	PWM9 Low output						
PWM9H	0	_	PWM9 High output						
PGED1	I/O	ST	Data I/O pin for programming/debugging communication Channel 1						
PGEC1	I	ST	Clock input pin for programming/debugging communication Channel 1						
PGED2	I/O	ST	Data I/O pin for programming/debugging communication Channel 2						
PGEC2	I	ST	Clock input pin for programming/debugging communication Channel 2						
PGED3	I/O	ST	Data I/O pin for programming/debugging communication Channel 3						
PGEC3	Ι	ST	Clock input pin for programming/debugging communication Channel 3						
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.						
AVdd	Р	Р	Positive supply for analog modules						
AVss	Р	Р	Ground reference for analog modules						
Vdd	Р	—	Positive supply for peripheral logic and I/O pins						
Vcap/Vddcore	Р	_	CPU logic filter capacitor connection						
Vss	Р		Ground reference for logic and I/O pins						
Legend: CMOS = C ST = Schm	MOS compa itt Trigger in								

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic 查询dsPIC33FJ64GS606供应商 NOTES:

- 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS
  - **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see Microchip the web site (www.microchip.com) for the latest 74dsPIC33F/PIC24H Family Reference Manual sections.
    - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 2.1 Basic Connection Requirements

GettingstartedwiththedsPIC33FJ32GS406/606/608/610anddsPIC33FJ64GS406/606/608/610family of16-bitDigital Signal Controllers (DSC) requires attention to aminimalset ofdevicepinconnectionsbeforeproceeding with development.The following is a list ofpin names, which must always be connected:

- All VDD and Vss pins
   (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
- VCAP/VDDCORE (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see **Section 2.5 "ICSP Pins"**)
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")


#### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD, and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of  $0.01 \ \mu$ F to  $0.001 \ \mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example,  $0.1 \ \mu$ F in parallel with  $0.001 \ \mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

#### 查询dsPIC33FJ64GS606供应商 FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



#### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

#### 2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 27.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 24.2** "**On-Chip Voltage Regulator**" for details.

#### 2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:


- Device Reset
- Device programming and debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





#### 查询dsPIC33FJ64GS606供应商 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGCx and PGDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 2, MPLAB<sup>®</sup> ICD 3, or MPLAB<sup>®</sup> REAL ICE<sup>™</sup>.

For more information on ICD 2, ICD 3, and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- *"Using MPLAB<sup>®</sup> ICD 2"* (poster) DS51265
- *"MPLAB<sup>®</sup> ICD 2 Design Advisory"* DS51566
- "Using MPLAB<sup>®</sup> ICD 3" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE<sup>™</sup> In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

#### 2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





#### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV, and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

#### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3, or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device. If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When MPLAB ICD 2, ICD 3, or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.


#### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.


Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

#### 2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-4 through Figure 2-11.










© 2010 Microchip Technology Inc.


#### 查询dsPIC33FJ64GS606供应商 FIGURE 2-6: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER









#### 查询dsPIC33FJ64GS606供应商 FIGURE 2-8: OFF-LINE UPS




© 2010 Microchip Technology Inc.

#### 查询dsPIC33FJ64GS606供应商 FIGURE 2-9: INTERLEAVED PFC





#### 查询dsPIC33FJ64GS606供应商



#### 3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The sixteenth working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction

cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 is shown in Figure 3-2.

#### 3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature lets any instruction access program space as if it were data space.

#### 3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

#### 查询dsPIC33FJ64GS606供应商 3.3 Special MCU Features

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

#### FIGURE 3-1: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU CORE BLOCK DIAGRAM





FIGURE 3-2: PROGRAMMER'S MODEL



# 查询dsPIC33FJ64GS606供应商 3.4 CPU Control Registers

#### SR: CPU STATUS REGISTER **REGISTER 3-1:**

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA <sup>(1)</sup>	SB <sup>(1)</sup>	OAB	SAB <sup>(1,4)</sup>	DA	DC
bit 15	00	0,1	05	0,12	0,12	BA	bit 8
R/W-0(2)	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> <sup>(2)</sup>		RA	N	OV	Z	С
bit 7			1	1	I	L	bit 0
Legend:							
C = Clearab	ole bit	R = Readable	e bit	U = Unimple	mented bit, read	l as '0'	
S = Settable	e bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unk	known		
bit 15		lator A Overflov					
		ator A overflow ator A has not (					
bit 14		lator B Overflov					
DIL 14		ator B overflow					
		ator B has not					
bit 13	SA: Accumul	lator A Saturati	on 'Sticky' Sta	tus bit <sup>(1)</sup>			
		ator A is satura			t some time		
		ator A is not sa		(1)			
bit 12		ator B Saturati	•				
		ator B is satura ator B is not sa		en saturated at	t some time		
bit 11	<b>OAB:</b> OA    C	OB Combined A	Accumulator O	verflow Status	bit		
		ators A or B ha					
bit 10	<b>SAB:</b> SA    S	B Combined A	ccumulator 'St	ticky' Status bi	t(1,4)		
		ators A or B are			turated at some	time in the pas	t
bit 9	DA: DO Loop	Active bit					
	1 = DO <b>loop</b> in	n progress					
	0 = DO <b>loop</b> n	not in progress					
bit 8		U Half Carry/B					
	-	out from the 4th sult occurred	low-order bit (	for byte-sized	data) or 8th low-	order bit (for wo	ord-sized data)
	0 = No carry			oit (for byte-siz	zed data) or 8th	low-order bit (	for word-sized
Note 1:	This bit can be re	ad or cleared (	not set).				
	The IPL<2:0> bits Level (IPL). The $\frac{1}{2}$ IPL<3> = 1.						
	The IPL<2:0> Sta	atus bits are rea	ad-only when I	NSTDIS = 1 (I	NTCON1<15>).		

4: Clearing this bit will clear SA and SB.

### 查ì

	FJ64GS606供应商 <b>R 3-1: SR: CPU STATUS REGISTER (CONTINUED)</b>
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup> 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	<ul> <li>OV: MCU ALU Overflow bit</li> <li>This bit is used for signed arithmetic (2's complement). It indicates an overflow of a magnitude that causes the sign bit to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>
bit 1	<ul> <li>Z: MCU ALU Zero bit</li> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	<b>C:</b> MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	This bit can be read or cleared (not set).

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
- 4: Clearing this bit will clear SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
	—	—	US	EDT <sup>(1)</sup>		DL<2:0>	
pit 15							bi
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
oit 7		·					bi
egend:		C = Clearable	e bit				
R = Readab	le bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
)' = Bit is cle	eared	'x = Bit is unk	nown	U = Unimplen	nented bit, read	d as '0'	
oit 15-13	Unimplemer	nted: Read as '	0'				
oit 12	US: DSP Mu	Itiply Unsigned	Signed Contr	ol bit			
		ine multiplies a					
		ine multiplies a		. (1)			
bit 11		0 Loop Termina					
	1 = Ierminate 0 = No effect	e executing DO	loop at end of	current loop ite	eration		
oit 10-8	DL<2:0>: DO	Loop Nesting	Level Status b	its			
	111 <b>= 7</b> DO <b>k</b>	pops active					
	•						
	•						
	001 = 1 DO k	oop active					
	$000 = 0 \text{ DO } \mathbf{k}$	•					
oit 7		Saturation En					
		ator A saturatio ator A saturatio					
oit 6		3 Saturation En					
		ator B saturatio					
	0 = Accumula	ator B saturatio	n disabled				
oit 5	SATDW: Dat	a Space Write	rom DSP Eng	ine Saturation	Enable bit		
		ce write satura					
-:+ 4	-	ce write saturat					
oit 4		cumulator Satu		Select Dit			
		iration (super s					
oit 3		nterrupt Priority		oit 3 <b>(2)</b>			
		errupt Priority Le					
		errupt Priority Le					
oit 2	-	m Space Visibil	-	ace Enable bit			
	•	space visible in	•	~~			
oit 1		space not visib ing Mode Seled		ce			
JILI		conventional) ro		he			
		d (convergent)					
oit 0		Fractional Mul	-				
		node enabled fo					
	0 = Fractional	al mode enable	d for DSP mul	tinly ons			

**Note 1:** This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

#### 查询dsPIC33FJ64GS606供应商 3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

#### 3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

#### 3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (for example, ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:


- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACC-SAT)

A block diagram of the DSP engine is shown in Figure 3-3.

#### 查询dsPIC33FJ64GS606供应商 TABLE 3-1: DSP INSTRUCTIONS SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	A = A + (x * y)	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
МРҮ	A = x * y	No
MPY	A = x 2	No
MPY.N	A = -x * y	No
MSC	A = A - x * y	Yes

FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM
--------------------------------------



3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit 2's complement integer is  $-2^{N-1}$  to  $2^{N-1} - 1$ .

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is
   -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to  $(1 - 2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10<sup>-5</sup>. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10<sup>-10</sup>.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

## 3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

# 3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits, 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0** "Interrupt Controller"). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation: When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive
   9.31 (0x7FFFFFFFFF) or maximally negative
   9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

#### 3.6.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

#### 3.6.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.6.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

#### 3.6.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

查询dsPIC33FJ64GS606供应商 NOTES:

### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *dsPIC33F/PIC24H Family Reference Manual*, "Section 4. **Program Memory**" (DS70202), which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.


#### 4.1 Program Address Space

The program address memory space of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

ThememorymapsforthedsPIC33FJ32GS406/606/608/610anddsPIC33FJ64GS406/606/608/610devices are shownin Figure 4-1.

# FIGURE 4-1: PROGRAM MEMORY MAPS FOR dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 DEVICES



#### 查询dsPIC33FJ64GS606供应商 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

#### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

msw Address	most significant wo	ord	least significant word	PC Address (Isw Address
	23	16	8	0
0x000001	0000000			0x000000
0x000003	0000000			0x000002
0x000005	0000000			0x000004
0x000007	0000000			0x000006
		•	·	
	Program Memory 'Phantom' Byte (read as '0')	Instruc	ction Width	

#### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

### 4.2 Data Address Space

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data From Program Memory Using Program Space Visibility").

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement up to 9 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] that results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

#### 4.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note:	The actual set of peripheral features and interrupts varies by the device. Refer to
	the corresponding device tables and
	pinout diagrams for device-specific
	information.

#### 4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.



X Data RAM (X)

Y Data RAM (Y)

X Data Unimplemented (X)

#### 查询dsPIC33FJ64GS606供应商 FIGURE 4-4: DATA MEMORY MAP FOR DEVICES WITH 8 KB RAM MSB LSB 16 bits Address Address MSb LSb 0x0001 0x0000 2 Kbyte SFR Space SFR Space 0x07FE 0x07FF 0x0800 0x0801

0x17FF

0x1801

0x1FFF

0x2001

0x27FF

0x2801

0x8001

0xFFFF

© 2010 Microchip Technology Inc.

Optionally

Mapped into Program Memory 8 Kbyte

Space

Near Data

0x17FE

0x1800

0x1FFE


0x2000

0x27FE

0x2800

0x8000

0xFFFE



#### 4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

#### 4.2.6 DMA RAM

Some devices contain 1 Kbyte of dual ported DMA RAM, which is located at the end of Y data space. Memory locations that are part of Y data RAM and are in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

4GS606
Working Register 6
Working Register 6
Ň
000E 0010
WREG7 WREG8

#### 2

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
XMODSRT	0048						×	XS<15:1>									0	XXXX
XMODEND	004A						XE	XE<15:1>									Г	XXXX
YMODSRT	004C						Υ	YS<15:1>									0	XXXX
MODEND	004E						ΥE	YE<15:1>									1	XXXX
	0050	BREN						XB<	XB<14:0>									XXXX
	0052	I	I					Disable In	Disable Interrupts Counter Register	nter Reg	ister							XXXXX

查	询ds	PI	C3	3F	J6	4GS606供应					
	All Resets	0000	0000	0000	0000		All Resets	0000	0000	0000	0000
	Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE		Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE
EVICES	Bit 1	<b>CN1IE</b>	CN17IE	<b>CN1PUE</b>	CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE	EVICES	Bit 1	<b>CN1IE</b>	CN17IE	<b>CN1PUE</b>	CN18PUE CN17PUE CN16PUE
8/610 DI	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE	6/606 DI	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE
34GS60	Bit 3	<b>CN3IE</b>	CN19IE	<b>CN3PUE</b>	CN19PUE	64GS40	Bit 3	<b>CN3IE</b>	Ι	<b>CN3PUE</b>	I
CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES	Bit 4	CN4IE	<b>CN20IE</b>	CN4PUE	<b>CN20PUE</b>	lown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	Bit 4	CN4IE	—	CN4PUE	
ND dsP	Bit 5	CN5IE	CN21IE	CN5PUE	CN23PUE CN22PUE CN21PUE	ND dsP	Bit 5	CN5IE	—	CN5PUE	ļ
08/610 A	Bit 6	CN6IE	<b>CN22IE</b>	CN6PUE	<b>CN22PUE</b>	)6/606 A	Bit 6	CN6IE	<b>CN22IE</b>	CN6PUE	CN23PUE CN22PUE
<b>32GS6</b>	Bit 7	<b>CN7IE</b>	CN23IE	<b>CN7PUE</b>	<b>CN23PUE</b>	ecimal. <b>32GS4(</b>	Bit 7	<b>CN7IE</b>	CN23IE	<b>CN7PUE</b>	<b>CN23PUE</b>
PIC33F.	Bit 8	<b>CN8IE</b>	-	<b>CN8PUE</b>	-	wn in hexad PIC33F <b>.</b>	Bit 8	<b>CN8IE</b>	-	<b>CN8PUE</b>	I
FOR ds	Bit 9	CN9IE	-	<b>CN9PUE</b>	-	FOR ds	Bit 9	CN9IE	-	<b>CN9PUE</b>	I
r map	Bit 10	CN10IE		CN10PUE	Ι	R MAP	Bit 10	CN10IE	Ι	CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE	I
EGISTE	Bit 11	CN11IE		<b>CN11PUE</b>		, read as 'o' EGISTE	Bit 11	CN11IE	Ι	<b>CN11PUE</b>	I
TION R	Bit 12	CN12IE	—	CN12PUE	—	nplemented	Bit 12	CN12IE	—	CN12PUE	ļ
DTIFICA	Bit 13	CN13IE	-	CN13PUE	-	et, — = unir DTIFICA	Bit 13	CN13IE	-	CN13PUE	I
NGE NO	Bit 14	CN14IE		CN14PUE		alue on Res	Bit 14	CN14IE	I	CN14PUE	-
	Bit 15	CN15IE		0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE	I	unkr	Bit 15	CN15IE		CN15PUE	
4-2:	SFR Addr	0900	0062	0068	A300	×= 4-3:	SFR Addr	0900	0062	0068	006A
TABLE 4-2:	File Name	CNEN1	<b>CNEN2</b>	CNPU1	<b>CNPU2</b>	Legend: x= TABLE 4-3:	File Name	CNEN1	<b>CNEN2</b>	CNPU1	CNPU2

## 查询dsPIC33FJ64GS606供应商

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70591C-page 56

TABLE 4-4:	4-4:	INT	ERRUP	T CONT	INTERRUPT CONTROLLER RE		TER M/	<b>AP FOR</b>	dsPIC3	GISTER MAP FOR dsPIC33FJ64GS610 DEVICES	3610 DE	EVICES						
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1 0080	0080	NSTDIS	OVAERR	OVBERR	COVAERR COVBERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR DIVOERR DMACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	Ι	0000
INTCON2 0082	0082	ALTIVT	DISI	Ι	Ι	Ι						I	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
IFS0	0084		DMA1IF	ADIF	U1TXIF	U1RXIF	SPI11F	SP11EIF	T3IF	T2IF	<b>OC2IF</b>	IC2IF	DMA0IF	T11F	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	<b>U2TXIF</b>	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF				INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0088	Ι	Ι	Ι	Ι	Ι		Ι			IC4IF	IC3IF	DMA3IF	C1IF	<b>C1RXIF</b>	<b>SPI2IF</b>	<b>SPI2EIF</b>	0000
IFS3	008A	Ι		Ι	Ι	Ι	QE11F	PSEMIF			INT4IF	INT3IF	Ι		MI2C2IF	SI2C2IF		0000
IFS4	008C	Ι		Ι	Ι	QEI2IF	I	PSESMIF		I	C1TXIF	Ι	Ι		U2EIF	U1EIF	I	0000
IFS5	008E	<b>PWM2IF</b>	PWM1IF	ADCP12IF		I		I		I		Ι	ADCP111F	ADCP111F ADCP101F ADCP91F ADCP81F	ADCP9IF	ADCP8IF	I	0000
IFS6	0600	0090 ADCP1IF ADCP0IF	ADCP0IF		1	I	I	AC4IF	<b>AC3IF</b>	AC2IF	<b>PWM9IF</b>	PWM8IF	<b>PWM7IF</b>	PWM6IF	<b>PWM5IF</b>	PWM5IF PWM4IF	<b>PWM3IF</b>	0000
IFS7	0092			I	I	I	I	I	1	I		ADCP7IF	<b>ADCP6IF</b>	<b>ADCP5IF</b>	ADCP4IF	ADCP4IF ADCP3IF	<b>ADCP2IF</b>	0000
IEC0	0094		DMA1IE	ADIE	U1TXIE	U1RXIE	SPI11E	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	I	I	I	INT11E	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC2	0098	I			I	I	I	1	1	I	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	<b>SPI2IE</b>	<b>SPI2EIE</b>	0000
IEC3	A000	1				I	QEI1IE	PSEMIE		I	INT4IE	INT3IE	Ι		MI2C2IE	SI2C2IE	1	0000
IEC4	009C			I	1	QEI2IE	I	PSESMIE	1	I	C1TXIE	I	I		U2EIE	U1EIE	I	0000
IEC5	<b>3600</b>	<b>PWM2IE</b>	PWM1IE	ADCP12IE	1	I	I	I	1	I	I	I	ADCP11IE	ADCP10IE ADCP9IE ADCP8IE	ADCP9IE	ADCP8IE	I	0000
IEC6	00A0	00A0 ADCP1IE ADCP0IE	<b>ADCP0IE</b>			Ι		AC4IE	<b>AC3IE</b>	AC2IE	PWM9IE	PWM8IE	PWM7IE	PWM6IE	<b>PWM5IE</b>	PWM5IE PWM4IE	<b>PWM3IE</b>	0000
IEC7	00A2	Ι		Ι	Ι	Ι		I		I	I	<b>ADCP7IE</b>	ADCP6IE	ADCP5IE ADCP4IE ADCP3IE ADCP2IE	ADCP4IE	ADCP3IE	ADCP2IE	0000
IPC0	00A4	Ι		T11P<2:0>		Ι	5	OC1IP<2:0>		Ι		IC1IP<2:0>		I	-	INT0IP<2:0>	~	4444
IPC1	00A6	Ι		T2IP<2:0>		Ι	)	OC2IP<2:0>				IC2IP<2:0>			D	DMA0IP<2:0>	^	4444
IPC2	00A8	Ι		U1RXIP<2:0>	<(	Ι	σ	SPI1IP<2:0>				SPI1EIP<2:0>	<			T3IP<2:0>		0444
IPC3	00AA	Ι	Ι	Ι	Ι	Ι	D	DMA1IP<2:0>				ADIP<2:0>			n	U1TXIP<2:0>	^	0044
IPC4	00AC	Ι		CNIP<2:0>		Ι	1	AC1IP<2:0>			_	MI2C1IP<2:0>	<(		S	SI2C1IP<2:0>	^	4444
IPC5	00AE	Ι	Ι	Ι	Ι	Ι	I	I	I	Ι	I	Ι	I	I	-	INT1IP<2:0>	~	0004
IPC6	00B0	Ι		T4IP<2:0>		Ι	)	OC4IP<2:0>				OC3IP<2:0>	~		D	DMA2IP<2:0>	^	4444
IPC7	00B2		1	U2TXIP<2:0>	<		D	U2RXIP<2:0>				INT2IP<2:0>	^			T5IP<2:0>		4444
IPC8	00B4			C1IP<2:0>		I	C	C1RXIP<2:0>		I		SPI2IP<2:0>	^		S	SPI2EIP<2:0>	^	4444
IPC9	00B6			I	Ι	I	_	IC4IP<2:0>		I		IC3IP<2:0>			D	DMA3IP<2:0>	Δ	0444
IPC12	00BC			I	Ι	I	Σ	MI2C2IP<2:0>		I		SI2C2IP<2:0>	4		I			0440
IPC13	00BE			I			=	INT4IP<2:0>				INT3IP<2:0>	^					0440
IPC14	00C0			I	Ι	I	0	QEI1IP<2:0>		I	_	PSEMIP<2:0>	4		I			0440
IPC16	00C4			I	Ι	I	٢	U2EIP<2:0>		I		U1EIP<2:0>	^		I			0440
IPC17	00C6				I	I	U U	C1TXIP<2:0>		I	I	I	I	I	I	I	I	0400
IPC18	00C8			QEI2IP<2:0>	^	Ι		I		I	ц	PSESMIP<2:0>	0>		I			4040
IPC20	00CC		A	ADCP10IP<2:0>	<0:	I	AL	ADCP9IP<2:0>	^	I	4	ADCP8IP<2:0>	~					4440
Legend:	= ×	unknown v	∕alue on R∈	eset, = ur	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	d, read as '0	. Reset val	as '0'. Reset values are shown in hexadecimal	wn in hexa	decimal.								

© 2010 Microchip Technology Inc.

TABLE 4-4:	4-4:		ERRUF	T CON	INTERRUPT CONTROLLER RE	<b>REGIS</b>	TER M.	AP FOR	dsPIC	GISTER MAP FOR dsPIC33FJ64GS610 DEVICES (CONTINUED)	S610 DI	EVICES (	CONTIN	UED)				查
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE		Ι	Ι		Ι	1	1		1	4	ADCP12IP<2:0>	<0:	Ι	AD	ADCP111P<2:0>	^	0044 P
IPC23	00D2			PWM2IP<2:0>	~0	Ι	<u>م</u>	PWM1IP<2:0>	4	—	Ι	Ι		-	Ι	Ι	Ι	4400
IPC24	00D4			PWM6IP<2:0>	~0	Ι	<u>م</u>	PWM5IP<2:0>	4	—		PWM4IP<2:0>	~	-	đ	PWM3IP<2:0>	^	4444
IPC25	9000			AC2IP<2:0>	Δ	Ι	<u>م</u>	PWM9IP<2:0>	4	—		PWM8IP<2:0>	~	-	đ	PWM7IP<2:0>	^	4444
IPC26	8000		Ι	Ι	Ι	Ι	Ι	Ι				AC4IP<2:0>	^	Ι	1	AC3IP<2:0>		0044
IPC27	AD00			ADCP1IP<2:0>	<0	Ι	A	ADCP0IP<2:0>	4		Ι	Ι		Ι	I	Ι	I	4400
IPC28	00DC			ADCP5IP<2:0>	<0	Ι	A	ADCP4IP<2:0>	4	Ι		ADCP3IP<2:0>	~0	Ι	AI	ADCP2IP<2:0>	4	4444
IPC29	00DE	Ι	Ι	Ι		Ι	Ι		Ι	Ι	1	ADCP7IP<2:0>	<0	Ι	AI	ADCP6IP<2:0>	<	0044
INTTREG 00E0	00E0		Ι	Ι	Ι		ILR<	ILR<3:0>					VE	VECNUM<6:0>				0000
Legend:	= X	unknown \	value on R	eset, = ur	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	d, read as '0	. Reset va	as '0'. Reset values are shown in hexadecimal	own in hexa	idecimal.								

TABLE 4-5:	4-5:	INT	ERRUP	T CONT	INTERRUPT CONTROLLER RE		TER M	AP FOR	dsPIC3	GISTER MAP FOR dsPIC33FJ64GS608 DEVICES	S608 DI	EVICES						
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR ADDRERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	0082	ALTIVT	DISI	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
IFS0	0084	Ι	DMA1IF	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	UZRXIF	INT2IF	T5IF	14IF	OC4IF	OC3IF	DMA2IF	I		I	INT11F	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0088				Ι	I	I	I	I	I	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	Ι			Ι	Ι	QEI1IF	PSEMIF	I	I	INT4IF	INT3IF	I	Ι	<b>MI2C2IF</b>	SI2C2IF	I	0000
IFS4	008C	Ι			Ι	QEI2IF	I	PSESMIF	I	I	<b>C1TXIF</b>	I	I	Ι	U2EIF	U1EIF	I	0000
IFS5	008E	008E PWM2IF	PWM1IF	PWM1IF ADCP12IF		Ι	I		I	I		I	I	I	Ι	ADCP8IF	I	0000
IFS6	0600	0090 ADCP1IF ADCP0IF	ADCP0IF	Ι	Ι	Ι		AC4IF	AC3IF	AC2IF	Ι	PWM8IF	<b>PWM7IF</b>	PWM6IF	<b>PWM5IF</b>	PWM4IF	<b>PWM3IF</b>	0000
IFS7	0092	Ι			Ι	Ι	I		I	I		<b>ADCP7IF</b>	ADCP6IF	ADCP5IF	ADCP4IF	ADCP4IF ADCP3IF ADCP2IF	<b>ADCP2IF</b>	0000
IEC0	0094	Ι	DMA1IE	ADIE	U1TXIE	U1RXIE	SP111E	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T11E	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	I	I	I	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC2	0098				I	I	I	1		I	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	<b>SPI2IE</b>	SPI2EIE	0000
IEC3	A000			I	Ι	I	QE11E	PSEMIE	1	I	INT4IE	INT3IE	I	I	MI2C2IE	SI2C2IE	I	0000
IEC4	009C	I	I	I	I	QEI2IE	I	PSESMIE	I	I	C1TXIE	I	I	I	U2EIE	U1EIE	I	0000
IEC5	<b>3600</b>	<b>PWM2IE</b>	PWM1IE	ADCP12IE	Ι	I	I	1	1	I	I	I	I	I	I	ADCP8IE	I	0000
IEC6	00A0		ADCP1IE ADCP0IE		I	I	I	AC4IE	AC3IE	AC2IE	I	PWM8IE	PWM7IE	<b>PWM6IE</b>	<b>PWM5IE</b>	PWM4IE	<b>PWM3IE</b>	0000
IEC7	00A2				Ι	Ι	I	I	I	I	I	ADCP7IE	<b>ADCP6IE</b>	<b>ADCP5IE</b>	ADCP4IE	ADCP4IE ADCP3IE ADCP2IE	<b>ADCP2IE</b>	0000
IPC0	00A4	Ι		T1IP<2:0>		Ι		OC1IP<2:0>		I		IC11P<2:0>		Ι	=	NT0IP<2:0>		4444
IPC1	00A6	Ι		T2IP<2:0>	_	Ι	0	OC2IP<2:0>		I		IC2IP<2:0>			D	DMA0IP<2:0>	^	4444
IPC2	00A8		1	U1RXIP<2:0>	<	I	0	SPI1IP<2:0>				SPI1EIP<2:0>	~	I		T3IP<2:0>		4444
IPC3	00AA			I	I	I	D	DMA1IP<2:0>	^			ADIP<2:0>		I	U	U1TXIP<2:0>	^	4444
IPC4	00AC			CNIP<2:0>	~	Ι	1	AC1IP<2:0>			Δ.	MI2C1IP<2:0>	^	Ι	S	SI2C1IP<2:0>	~	4444
IPC5	00AE	Ι	Ι	Ι	Ι			Ι	Ι			Ι	Ι	I	-	INT1IP<2:0>		0004
IPC6	00B0			T4IP<2:0>		I	5	OC4IP<2:0>				OC3IP<2:0>		I	D	DMA2IP<2:0>	^	4444
IPC7	00B2		_	U2TXIP<2:0>	4		D	U2RXIP<2:0>	^			INT2IP<2:0>	•	I		T5IP<2:0>		4444
IPC8	00B4			C1IP<2:0>		Ι	C	C1RXIP<2:0>	^			SP12IP<2:0>		Ι	SI	SPI2EIP<2:0>	^	4444
IPC9	00B6			I	I	I	_	IC4IP<2:0>				IC3IP<2:0>		I	D	DMA3IP<2:0>	^	0444
IPC12	00BC				I		Μ	MI2C2IP<2:0>	^			SI2C2IP<2:0>	^	I	I		I	0440
IPC13	00BE			I	I	I		INT4IP<2:0>				INT3IP<2:0>		I	I			0440
IPC14	00C0		I	I	I	I	0	QEI1IP<2:0>		I	-	PSEMIP<2:0>	^	I	I	I	I	0440
IPC16	00C4	I	Ι	Ι	I	I		U2EIP<2:0>		I		U1EIP<2:0>		I	I	I	I	0440
IPC17	00C6		Ι	Ι	I	I	0	C1TXIP<2:0>		Ι	I	I	I		I	Ι	Ι	0400
IPC18	00C8	Ι		QE12IP<2:0>	^					I	٩.	PSESMIP<2:0>	6					4040
Legend:	×	unknown v	∕alue on R∈	sset, — = ur	${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	d, read as '0	. Reset va	lues are sho	wn in hexa	tdecimal.								

© 2010 Microchip Technology Inc.

BITO	Bit 1 Bit 0 Resets 0 40 1 45 0 1 1 45 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Bit 0         Resets           -         0040           -         0040           -         4400           0         4440	Bit 0         Resets            0040            0040            4400           44444         44444	Bit U         Resets            0040            0040            4400           4444         40444           00444         00444	Bit U         Resets            0040            0440            4400           44444         44444            40444            40444            40444            40444            40444            40444	Bit U         Resets            0040            0040            4400            4404            4444            4444            4444            4444            4444            4444            4444	Bit 0         Resets            0040            0040            4400            4400            44444            44444            44444            44444            44444            44444            14444            14444            14444            14444            14444
	I	1 1	1 1 1						
	ADCP8IP<2:0>	ADCP8IP<2:0> ADCP12IP	ADCP8IP<2:0> ADCP12IP	ADCP8IP<2:0> ADCP12IP 	ADCP8IP<2:0> ADCP12IP 	ADCP8IP<2:0> ADCP12IP —	ADCP8IP<2:0> ADCP12IP — —	ADCP8IP<2:0> ADCP12IP ADCP12IP PVM4IP<2:0> PVM4IP<2:0> AC4IP<2:0> AC4IP<2:0> ADCP3IP<2:0>	ADCP8IP<2:0> ADCP12IP ADCP12IP PVM4IP<2:0> PVM4IP<2:0> AC4IP<2:0> AC4IP<2:0> ADCP3IP<2:0> ADCP7IP<2:0> ADCP7IP<2:0>
	I								
			PWM						
		1	1 1	1 1 1	1 1 1 1				
1		1							
I		Ι	PWM2IP<2:0>			PWM2IP<2: PWM6IP<2: AC2IP<2:0	PWM2IP<2:0> PWM6IP<2:0> AC2IP<2:0> AC2IP<2:0> AC2IP<2:0> ADCP1IP<2:0>	PVMA2IP<2:0> PVMM6IP<2:0> AC2IP<2:0> AC2IP<2:0> ADCP1IP<2:0> ADCP5IP<2:0> ADCP5IP<2:0>	PWM2IP<2: PWM6IP<2: AC2IP<2:0 ADCP1IP<2: ADCP5IP<2:
1		I							
90CC	000	2000	00D2	00D2 00D4	00D2 00D4 00D6	0002 0004 0006 0006	00D2 00D4 00D6 00D6 00D8	0002 00D2 00D4 00D6 00D8 00D8	0001 0002 0001 00002 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000001 000000
Name IPC20		140	IPC23	IPC23 IPC24	IPC23 IPC24 IPC25	IPC24 IPC24 IPC25 IPC26	IPC23 IPC24 IPC25 IPC26 IPC26	IPC23 IPC24 IPC25 IPC26 IPC26 IPC27	IPC23 IPC24 IPC25 IPC26 IPC26 IPC27 IPC28

## 查询dsPIC33FJ64GS606供应商

$\tilde{\mathbf{v}}$	SOLL	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS606 DEVICES	TER MA	P FOR	dsPIC3	3FJ64GS	606 DE	INICES						
Bit 12 Bit 11			Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
COVAERR COVBERR	R COVBERR	1	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
							I	I	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
U1TXIF U1RXIF	U1RXIF		SP11F	SP11EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
T5IF T4IF C	T4IF	0	OC4IF	<b>OC3IF</b>	DMA2IF	I		Ι	INT11F	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
						I	IC4IF	IC3IF	DMA3IF	C1IF	<b>C1RXIF</b>	SPI2IF	<b>SPI2EIF</b>	0000
	-		QEI1IF	PSEMIF	Ι	Ι	INT4IF	INT3IF	Ι	Ι	MI2C2IF	SI2C2IF	Ι	0000
- QEI2IF	QEI2IF			PSESMIF		Ι	C1TXIF	Ι		Ι	U2EIF	U1EIF		0000
						I		I		Ι	I	ADCP8IF		0000
				AC4IF	AC3IF	AC2IF		I		<b>PWM6IF</b>	<b>PWM5IF</b>	PWM4IF	<b>PWM3IF</b>	0000
							I	I	<b>ADCP6IF</b>	<b>ADCP5IF</b>	ADCP4IF	ADCP3IF	ADCP2IF	0000
U1TXIE U1RXIE SF	U1RXIE	SP	SP111E	SPI1EIE	T3IE	T2IE	<b>OC2IE</b>	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
T5IE T4IE O(	T4IE	ŏ	OC4IE	OC3IE	DMA2IE	Ι	Ι	Ι	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
						I	IC4IE	<b>IC3IE</b>	DMA3IE	C1IE	C1RXIE	SP12IE	<b>SPI2EIE</b>	0000
OE	- QE	QE	QE111E	PSEMIE	Ι	I	INT4IE	INT3IE	I	Ι	MI2C2IE	SI2C2IE	I	0000
- QEI2IE	QEI2IE			PSESMIE			C1TXIE	I		Ι	U2EIE	U1EIE		0000
	-		1			I		I		Ι	I	ADCP8IE	I	0000
	-			AC4IE	<b>AC3IE</b>	AC2IE	Ι	Ι	Ι	<b>PWM6IE</b>	<b>PWM5IE</b>	PWM4IE	<b>PWM3IE</b>	0000
							I	I	<b>ADCP6IE</b>	<b>ADCP5IE</b>	ADCP4IE	ADCP4IE ADCP3IE ADCP2IE	ADCP2IE	0000
			0	OC1IP<2:0>		I		IC11P<2:0>		Ι	_	INT0IP<2:0>	^	4444
I			0	OC2IP<2:0>		I		IC2IP<2:0>		I	Δ	DMA0IP<2:0>	Δ	4444
Ι			Ś	SPI1IP<2:0>		Ι	0,	SPI1EIP<2:0>	^	Ι		T3IP<2:0>		4444
			D	DMA1IP<2:0>	_	I		ADIP<2:0>		I	ر	U1TXIP<2:0>	Δ	4444
			A	AC1IP<2:0>			Δ	MI2C1IP<2:0>	^	Ι	S	SI2C1IP<2:0>	Δ	4444
				I	I	I	I	I	I	I	_	INT1IP<2:0>	^	0004
I			0	OC4IP<2:0>		I		OC3IP<2:0>		I	Δ	DMA2IP<2:0>	Δ	4444
			U2	U2RXIP<2:0>		I		INT2IP<2:0>		Ι		T5IP<2:0>		4444
			ö	C1RXIP<2:0>		I		SPI2IP<2:0>		Ι	S	SPI2EIP<2:0>	^	4444
	-		1	IC4IP<2:0>		I		IC3IP<2:0>		Ι	D	DMA3IP<2:0>	^	0444
			M	MI2C2IP<2:0>		Ι	5,	SI2C2IP<2:0>	~	Ι	Ι	Ι	Ι	0440
	-		١	INT4IP<2:0>		Ι		INT3IP<2:0>		Ι	Ι	Ι	Ι	0440
	-		Ø	QE111P<2:0>		Ι	Ч	SEMIP<2:0>	~	Ι	Ι	Ι	Ι	0440
			D	U2EIP<2:0>				U1EIP<2:0>		Ι	Ι			0440
			Ċ	C1TXIP<2:0>		I		1		I	Ι	I		0400
I	I	_	I	I	I	I	д.	PSESMIP<2:0>	^	I	I	I	I	4040
x = unknown value on Reset, — = unimplemented, read as '0'.	nted, read as '∩'	•	as '0'. Reset values are shown in hexadecimal	ioc are show	eved ni nv	Icminob								

© 2010 Microchip Technology Inc.

-	TABLE 4-6:	INI	ERRUP	T CON	<b>TROLLE</b>	<b>R REGIS</b>	TER M4	<b>VP FOR</b>	dsPIC3	33FJ64G	S606 DI	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS606 DEVICES (CONTINUED)	CONTIN	IUED)				
S A	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
)0	00CC			I	I	I	I	ļ	ļ	I		ADCP8IP<2:0>	4	I	I	I	I	0040
)0	00CE	I	I	I	Ι	I	I		I	I	4	ADCP12IP<2:0>	<0	I	I	I	I	0040
ŏ	00D2		Ľ.	PWM2IP<2:0>	6	Ι	Δ	PWM1IP<2:0>	4		Ι	Ι		Ι			Ι	4400
ŏ	00D4		Ľ.	PWM6IP<2:0>	6	Ι	Δ	PWM5IP<2:0>	4			PWM4IP<2:0>	4	Ι	Ч	PWM3IP<2:0>	Δ	4444
ŏ	00D6			AC2IP<2:0>	^	Ι	-		Ι		Ι	Ι		Ι			Ι	4000
ŏ	00D8		I	Ι	Ι	Ι	-		Ι			AC4IP<2:0>		Ι	'	AC3IP<2:0>		0044
)0	00DA		A	ADCP1IP<2:0>	-0	Ι	AC	ADCP0IP<2:0>	~		Ι	Ι		Ι			Ι	4400
Ю	00DC		A	ADCP5IP<2:0>	<0>	Ι	AC	ADCP4IP<2:0>	<	-	`	ADCP3IP<2:0>	<(	Ι	IA	ADCP2IP<2:0>	<	4444
ŏ	OODE		I	Ι	Ι	Ι	-		Ι		Ι	Ι		Ι	IA	ADCP6IP<2:0>	~	0004
õ	NTTREG 00E0		Ι		Ι		ILR<3:0>	<0>		-			VE	VECNUM<6:0>				0000
	x = nr	Jknown v	alue on Re	set, — = ur	$_{ m X}$ = unknown value on Reset, — = unimplemented, read as '	∍d, read as '0	0'. Reset values are shown in hexadecimal	ues are sho	own in hexa	idecimal.								

#### 查询dsPIC33FJ64GS606供应商 All Resets 0000 0000 0000 0000 0000 0000 0000 0000 0000 0440 0000 0000 0000 0000 0000 0000 0000 44444440 4440 0440 0440 0440 0000 0000 44440044 4444 0044 0004 4444 **SPI2EIE** SPI2EIF ADCP2IF SI2C1IE **PWM3IE** ADCP2IE INTOIE SI2C1IF **PWM3IF INTOEP** INTOIF Bit 0 L T I L T SI2C1IP<2:0> SPI2EIP<2:0> INT1IP<2:0> U1TXIP<2:0> NT0IP<2:0> ADCP3IF ADCP4IE ADCP3IE MI2C1IE ADCP8IE PWM4IE T3IP<2:0> T5IP<2:0> MI2C1IF ADCP8IF PWM4IF SI2C2IE U1EIE INT1EP IC11F **SPI2IF** SI2C2IF IC1IE **SPI2IE** U1EIF Bit 1 DSCF/ L L I T INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES ADCP4IF **PWM5IE MI2C2IE** MI2C2IF **PWM5IF** OC1IE U2EIE INT2EP OC11F U2EIF Bit 2 STKER I T L L Т 1 T. DDRERR **PWM6IF** ADCP5IF **PWM6IE** ADCP5IE INT3EP T1IE CNIE Bit 3 T1IF CNIF L I T L L Ι Т T L I T T L L I T Т **ADCP6IF** ADCP6IE **AATHERF** INT4EP INT1IE INT1IF Bit 4 T T I T 1 MI2C1IP<2:0> SPI1EIP<2:0> SI2C2IP<2:0> PSEMIP<2:0> INT2IP<2:0> SPI2IP<2:0> INT3IP<2:0> OC3IP<2:0> IC3IP<2:0> IC2IP<2:0> ADIP<2:0> IC1IP<2:0> INT3IE **INT3IF** IC2IE IC3IE Bit 5 IC2IF IC3IF T I I T I 'OERR **OC2IF** INT4IF **OC2IE** INT4IE IC4IE Bit 6 IC4IF L I I Т I T L TACER Bit 7 T2IE T2IF T I L T L T 1 I T I L T T L L Т 1 I T L 1 T COVTE Bit 8 T3IE T3IF I T I I L Т Т Т L T T 1 U2RXIP<2:0> MI2C2IP<2:0> OC2IP<2:0> SPI1IP<2:0> INT4IP<2:0> QE111P<2:0> OC1IP<2:0> OC4IP<2:0> IC4IP<2:0> SP11EIE SP11EIF PSESMIF PSESMIE OVBTE PSEMIF **OC3IE** PSEMIE OC3IF Bit 9 T I SPI1IF SPI1IE QE111E Bit 10 OC4IF QE11F OC4IE OVATE l I I L I L T COVBERR **U1RXIE** U1RXIF Bit 11 T4IE T4IF T I I 1 I T T T I L L ł I I T T I I COVAERR U1TXIF Bit 12 U1TXIE T5IF T5IE T T L L I T I I L T T2IP<2:0> U1RXIP<2:0> U2TXIP<2:0> T1IP<2:0> CNIP<2:0> T4IP<2:0> ADCP12IE ADCP12IF **DVBERR INT2IE** Bit 13 **INT2IF** ADIF ADIE T L L 1 L 1 T T VAERR PWM1IE ADCPOIE PWM11F U2RXIE U2RXIF Bit 14 **ADCP0IF** DISI T I T T T l L 1 Т **PWM2IE** ADCP1IE **PWM2IF** ADCP1IF U2TXIE **VSTDIS U2TXIF** 5 ALTIVT I I I L Ë 008E 9600 009E 00A0 00BC 0082 0086 008A 0600 0098 009A 00A2 00A4 00A6 00AA 00AC 00B6 00BE 0080 0084 0088 008C 0092 0094 009C 00A8 00AE 00B0 00B2 00B4 0000 SFR

© 2010 Microchip Technology Inc.

SFR Name NTCON1 NTCON2

FS0

FS3 FS4 FS5 FS5

FS1

**FABLE 4-7**:

IPC1 IPC1 IPC2 IPC3 IPC3 IPC4

IEC5

IEC0

FS7

IEC3 IEC4

ЕĊ

0440 0040 0040

L

L

1 1

U1EIP<2:0>

U2EIP<2:0>

L

L

L

00C4 00C8

IPC16

IPC18 IPC20

IPC12 IPC13 IPC14

IPC9

IPC6

IPC7 IPC8 T

I

PSESMIP<2:0> ADCP8IP<2:0>

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

x = unknown value on Reset,

Legend:

0000

L

I

5	询ds	PI	C3:	3F.	J64	4G\$	S6	06	供应商
(,	All Resets	0040	4400	4444	4400	4444	0004	0000	
	Bit 0	I	Ι	Δ	Ι	4	4		
IABLE 4-1: INTERROFT CONTROLLER REGISTER MAP FOR ASPICATOS AND ASPICATOS (CONTINUED)	Bit 1	I		PWM3IP<2:0>		ADCP2IP<2:0>	ADCP6IP<2:0>		
	Bit 2	I		Ы		AD	AD		
1 0040c	Bit 3	I	I	I	I	I	I	VECNUM<6:0>	
100-100	Bit 4	6	I	^	I	_	I	VE	
	Bit 5	ADCP12IP<2:0>	I	PWM4IP<2:0>	I	ADCP3IP<2:0>	I		
	Bit 6	AD	I	đ	I	AI	I		
00100	Bit 7	I	I	I	I	I	I	I	cimal.
	Bit 8	1							in hexadeo
	Bit 9	1	PWM1IP<2:0>	PWM5IP<2:0>	ADCP0IP<2:0>	ADCP4IP<2:0>	I	<0>	s are showr
	Bit 10	I	ΡV	ΡV	AD	AD	I	ILR<3:0>	Reset value
	Bit 11	I	Ι	Ι	Ι	Ι	I		read as '0'.
	Bit 12	I	^	^	^	^	I	I	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
	Bit 13	1	PWM2IP<2:0>	PWM6IP<2:0>	ADCP1IP<2:0>	ADCP5IP<2:0>	I	I	set, — = unir
	Bit 14	1	4	4	A	A	1	1	alue on Res
	Bit 15	I	I	I	I	I	I	I	unknown vé
	SFR Addr	00CE	00D2	00D4	00DA	00DC	00DE	00E0	x = 1
	SFR Name	IPC21	IPC23	IPC24	IPC27	IPC28	IPC29	INTTREG 00E0	Legend:

## 查询dsPIC33FJ64GS606供应商

NICCASE         Bit is the second originary of the second originary originary of the second originary ori	TABLE 4-8:		INTERRUPT CONTROLLER RE	PT CONT	ROLLEF		rer ma	P FOR	dsPIC3	GISTER MAP FOR dsPIC33FJ32GS610 DEVICES	S610 DE	EVICES						
00000         Introl         Overter         Overter <th< th=""><th></th><th></th><th></th><th>Bit 13</th><th>Bit 12</th><th></th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th></th><th></th></th<>				Bit 13	Bit 12		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1		
QINC         Dist         Dist <t< th=""><th></th><th></th><th></th><th>OVBERR</th><th>COVAERR</th><th>COVBERR</th><th>OVATE</th><th></th><th>COVTE</th><th>SFTACERR</th><th>DIVOERR</th><th> </th><th>MATHERR</th><th></th><th>STKERR</th><th>OSCFAIL</th><th>1</th><th>1</th></t<>				OVBERR	COVAERR	COVBERR	OVATE		COVTE	SFTACERR	DIVOERR		MATHERR		STKERR	OSCFAIL	1	1
Image: balance         Image:				-	Ι	Ι	-	Ι		Ι	Ι	Ι	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	
TUTK         UXTK         UXTK </td <td>Ю</td> <td>)84 —</td> <td>Ι</td> <td>ADIF</td> <td>U1TXIF</td> <td>U1RXIF</td> <td>SPI11F</td> <td>SP11EIF</td> <td>T3IF</td> <td>T2IF</td> <td>OC2IF</td> <td>IC2IF</td> <td>Ι</td> <td>T1IF</td> <td>OC1IF</td> <td>IC1IF</td> <td>INTOIF</td> <td></td>	Ю	)84 —	Ι	ADIF	U1TXIF	U1RXIF	SPI11F	SP11EIF	T3IF	T2IF	OC2IF	IC2IF	Ι	T1IF	OC1IF	IC1IF	INTOIF	
1         1	0(			<b>INT2IF</b>	T5IF	T4IF	OC4IF	OC3IF		Ι	Ι	Ι	INT11F	CNIF	AC1IF	MI2C1IF	SI2C1IF	
1         1         1         0         0         0         1         1         0         1	00			Ι	Ι	1	1		I	Ι	IC4IF	IC3IF	Ι	Ι	Ι	<b>SPI2IF</b>	<b>SPI2EIF</b>	
ψ         i	б	18A —	Ι	I	I	I	QE11F	PSEMIF	I	I	INT4IF	INT3IF	I	I	MI2C2IF	SI2C2IF	I	1
MOMURE         MOMURE         MOMER	8	8C –	I	I	I	QEI2IF	I	PSESMIF	I	I	I	I	I	I	UZEIF	U1EIF	I	1
ADCPLIF         ADCPLIF         ADCPLIF         ADVAIR         PMMSIF         PMM	00				I	I	1	1	I	I	I	I	ADCP111F		<b>ADCP9IF</b>	ADCP8IF	I	0000
····································	б	190 ADCP11	IF ADCP0IF	I	I	I	I	AC4IF	AC3IF	AC2IF	<b>PWM9IF</b>	PWM8IF	PWM7IF	PWM6IF	PWM5IF	PWM4IF	<b>PWM3IF</b>	0000
····································	ŏ		I	I	I	I	I	I	I	I	I	ADCP7IF	<b>ADCP6IF</b>	<b>ADCP5IF</b>	ADCP4IF	ADCP3IF	<b>ADCP2IF</b>	0000
UCTVIE         URXUE         INTE         Tate         Cale         Cale         Cale         Cale         Cale         Cale         MACIE	б		I	ADIE	U1TXIE	U1RXIE	SP111E	SP11EIE	T3IE	T2IE	OC2IE	IC2IE	I	T1IE	OC1IE	IC1IE	INTOIE	0000
i         i	б			INT2IE	T5IE	T4IE	OC4IE	OC3IE	I	I	I	I	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
····································	00	86(	I	ļ	Ι	I	I	I	I	I	IC4IE	IC3IE	I	Ι	I	SPI2IE	SPI2EIE	0000
····         ····         ·····         ·····         ·····         ·····         ·····         ·····         ·······         ······         ······         ······         ······         ······         ······         ······         ······         ·······         ·······         ·······         ·······         ·······         ·······         ·······         ·······         ········         ··········         ···········         ···········         ·············         ······················         ····································	б	- 46	I	I	I	I	QE111E	PSEMIE	I	I	INT4IE	INT3IE	I	I	MI2C2IE	SI2C2IE	I	0000
PWMZE         PWMZE         PWMZE         PWMZE         PWMZE         PWMZE         PWMZE         PWMZE         PWMZE         PMMZE         PMMZE <t< td=""><td>8</td><td>)9C –</td><td>I</td><td>I</td><td>I</td><td>QEI2IE</td><td>I</td><td>PSESMIE</td><td>I</td><td>I</td><td>I</td><td>I</td><td>I</td><td>I</td><td>U2EIE</td><td>U1EIE</td><td>I</td><td>0000</td></t<>	8	)9C –	I	I	I	QEI2IE	I	PSESMIE	I	I	I	I	I	I	U2EIE	U1EIE	I	0000
ADCPLIE         ADCPLIE         ADCPLIE         ADCPLIE         ADCPLIE         ADCPLIE         ADCPLIE         ADCPLIE         PMMGIE         PMMGIE <t< td=""><td>90</td><td></td><td></td><td></td><td>Ι</td><td>I</td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td> </td><td>1</td><td>ADCP11IE</td><td>ADCP10IE</td><td>ADCP9IE</td><td>ADCP8IE</td><td>-</td><td>0000</td></t<>	90				Ι	I	I	I	Ι	Ι		1	ADCP11IE	ADCP10IE	ADCP9IE	ADCP8IE	-	0000
	00	ADCP11	IE ADCP0IE	Ι	Ι	I	I	AC4IE	AC3IE	AC2IE	PWM9IE	PWM8IE	<b>PWM7IE</b>	PWM6IE	<b>PWM5IE</b>	PWM4IE	PWM3IE	0000
	90		Ι	1	Ι	I	I	I	Ι	Ι		ADCP7IE	<b>ADCP6IE</b>	<b>ADCP5IE</b>	ADCP4IE		ADCP2IE	0000
	00	)A4 —		T1IP<2:0>		Ι	0	C1IP<2:0>		Ι		IC1IP<2:0>		Ι	-	NT0IP<2:0>		4444
	00	)A6 —		T2IP<2:0>		I	0	C2IP<2:0>		Ι		IC2IP<2:0>	•	Ι				4440
	00	- A8		U1RXIP<2:0	4	I	S	P111P<2:0>		I	S	8P11E1P<2:0	)>	I		T3IP<2:0>		4444
	00				I	I			I	Ι		ADIP<2:0>		I	N	11 TXIP<2:0>		0044
	00	AC -		CNIP<2:0>		Ι	A	C1IP<2:0>		Ι	Z	112C1IP<2:(	>>	Ι	S	12C1IP<2:0>		4444
$ \begin{array}{ c c c c c c c c } \hline 141Pc2:0- & 1- & 0C41Pc2:0- & 1- & 0C41Pc2:0- & 1- & 1- & 1- & 1- & 1- & 1- & 1- & $	00	)AE —	I		I	I				Ι				Ι	1	NT1IP<2:0>		0004
$ \begin{array}{ c c c c c c c c } \hline \  \  \  \  \  \  \  \  \  \  \  \  \$	00	)B0 —		T4IP<2:0>		I	0	C4IP<2:0>		Ι	•	OC3IP<2:0	>	I				4440
···         ··· <td>00</td> <td>)B2 —</td> <td></td> <td>U2TXIP&lt;2:0</td> <td>~</td> <td>Ι</td> <td>20</td> <td>2RXIP&lt;2:0&gt;</td> <td></td> <td>Ι</td> <td></td> <td>NT2IP&lt;2:0</td> <td>~</td> <td>Ι</td> <td></td> <td>T5IP&lt;2:0&gt;</td> <td></td> <td>4444</td>	00	)B2 —		U2TXIP<2:0	~	Ι	20	2RXIP<2:0>		Ι		NT2IP<2:0	~	Ι		T5IP<2:0>		4444
···         ··· <td>00</td> <td>)B4 —</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td></td> <td>SPI2IP&lt;2:0</td> <td>~</td> <td>Ι</td> <td>SI</td> <td>PI2EIP&lt;2:0&gt;</td> <td>_</td> <td>0044</td>	00	)B4 —	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι		SPI2IP<2:0	~	Ι	SI	PI2EIP<2:0>	_	0044
···         ··· <td>00</td> <td>)B6 —</td> <td>Ι</td> <td>1</td> <td>Ι</td> <td>I</td> <td>9</td> <td>C4IP&lt;2:0&gt;</td> <td></td> <td>Ι</td> <td></td> <td>IC3IP&lt;2:0&gt;</td> <td></td> <td>-</td> <td>Ι</td> <td>Ι</td> <td>-</td> <td>0440</td>	00	)B6 —	Ι	1	Ι	I	9	C4IP<2:0>		Ι		IC3IP<2:0>		-	Ι	Ι	-	0440
···         ··· <td>00</td> <td>BC –</td> <td>Ι</td> <td>1</td> <td>Ι</td> <td>I</td> <td>IW</td> <td>2C2IP&lt;2:0&gt;</td> <td></td> <td>Ι</td> <td>S</td> <td>12C2IP&lt;2:0</td> <td>~</td> <td>-</td> <td>Ι</td> <td>Ι</td> <td>-</td> <td>0440</td>	00	BC –	Ι	1	Ι	I	IW	2C2IP<2:0>		Ι	S	12C2IP<2:0	~	-	Ι	Ι	-	0440
-         -         -         -         -         QE11P<2:0>         -	00	)BE —	Ι	Ι	Ι	Ι	4	VT4IP<2:0>		Ι		NT3IP<2:0	~	Ι	Ι		Ι	0440
-         -         -         -         UZEIP<2:0>         -         UTEIP<2:0>         -	00				I	I	Ø	EI1IP<2:0>		Ι	д	SEMIP<2:0	)>	I				0440
-         QEI2IP<2:0>         - <th< td=""><td>00</td><td>)C4 —</td><td> </td><td> </td><td>I</td><td>I</td><td>U</td><td>12EIP&lt;2:0&gt;</td><td></td><td>I</td><td></td><td>U1EIP&lt;2:0:</td><td>~</td><td>I</td><td> </td><td> </td><td> </td><td>0440</td></th<>	00	)C4 —			I	I	U	12EIP<2:0>		I		U1EIP<2:0:	~	I				0440
- ADCP10IP<2:0> - ADCP9IP<2:0> - ADCP8IP<2:0>	б	)C8 –		QEI2IP<2:0:	^			1		I	ĥ	SESMIP<2:	<0	I	Ι		I	4040
	00		4	DCP10IP<2:	-0:	I	AD	CP9IP<2:0>	٨	I	A	DCP8IP<2:	0>	I	I	I	I	4440

© 2010 Microchip Technology Inc.

查	询ds	PI	C3:	3F.	J64	4G\$	S60	061	供	Ŵ	商
	All Resets	0044	4400	4444	4444	0044	4400	4444	0044	0000	
	Bit 0		I				I				
	Bit 1	ADCP111P<2:0>	I	PWM3IP<2:0>	PWM7IP<2:0>	AC3IP<2:0>	I	ADCP2IP<2:0>	ADCP6IP<2:0>		
	Bit 2	AI	-	Ч	Ч		-	A	A	^(	
NUED)	Bit 3	-						Ι	Ι	VECNUM<6:0>	
INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES (CONTINUED)	Bit 4	-05		0>	0>	^		0>	0>	>	
EVICES	Bit 5	ADCP12IP<2:0>	Ι	PWM4IP<2:0>	PWM8IP<2:0>	AC4IP<2:0>	Ι	ADCP3IP<2:0>	ADCP7IP<2:0>		
S610 DI	Bit 6	AI	Ι	ш.	ш.		Ι	A	A		
3FJ32G	Bit 7	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	decimal.
dsPIC3	Bit 8	I	4	4	4	Ι	Â	<	Ι		)'. Reset values are shown in hexadecimal.
AP FOR	Bit 9	I	PWM1IP<2:0>	PWM5IP<2:0>	PWM9IP<2:0>	Ι	ADCP0IP<2:0>	ADCP4IP<2:0>	Ι	3:0>	ues are sho
TER M	Bit 10	Ι	đ	đ	đ	Ι	AI	AI	Ι	ILR<3:0>	i'. Reset val
REGIS	Bit 11	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι		<b>d, read as</b> 'c
ROLLEF	Bit 12	I	^	^		I	^	>	Ι	I	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '(
T CONT	Bit 13	I	PWM2IP<2:0>	PWM6IP<2:0>	AC2IP<2:0>	I	ADCP1IP<2:0>	ADCP5IP<2:0>	Ι	I	set, = un
ERRUP	Bit 14		4	4			A	A	Ι		/alue on Re
	Bit 15	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι		unknown \
4-8:	SFR Addr	00CE	00D2	00D4	00D6	00D8	00DA	00DC	00DE	00E0	
TABLE 4-8:	SFR Name	IPC21	IPC23	IPC24	IPC25	IPC26	IPC27	IPC28	IPC29	INTTREG 00E0	Legend:

## 查询dsPIC33FJ64GS606供应商

TABLE 4-9:	4-9:	LNI	ERRUP	T CONT	INTERRUPT CONTROLLER	R	ER MAI	<sup>&gt;</sup> FOR d	IsPIC33	GISTER MAP FOR dsPIC33FJ32GS608	308							<u> </u>
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR I	DIVOERR		MATHERR	MATHERR ADDRERR	STKERR	OSCFAIL	I	0000
INTCON2	0082	ALTIVT	DISI		Ι	I				I			INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
IFS0	0084			ADIF	U1TXIF	U1RXIF	SP111F	SP11EIF	T3IF	T2IF	OC2IF	IC2IF		T11F	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	Ι	Ι			INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0088				Ι	I	I	I	I	I	IC4IF	IC3IF	I	1	I	SPI2IF	SPI2EIF	0000
IFS3	008A				1	I	QEI1IF	PSEMIF	I	I	INT4IF	INT3IF	I	1	MI2C2IF	SI2C2IF	I	0000
IFS4	008C					QEI2IF	I	PSESMIF	I	I			I	1	UZEIF	U1EIF	I	0000
IFS5	008E	PWM2IF	PWM1IF	ADCP12IF	1	I	I	I	I	I			I	1	I	ADCP8IF	I	0000
IFS6	0600	ADCP1IF	ADCP0IF		Ι	Ι	I	AC4IF	<b>AC3IF</b>	AC2IF		PWM8IF	<b>PWM7IF</b>	PWM6IF	PWM5IF	PWM4IF	<b>PWM3IF</b>	0000
IFS7	0092				Ι	I	I	I	I	I		ADCP7IF	ADCP6IF	<b>ADCP5IF</b>	ADCP4IF	ADCP3IF	<b>ADCP2IF</b>	0000
IEC0	0094			ADIE	U1TXIE	<b>U1RXIE</b>	SPI1IE	SPI1EIE	T3IE	T2IE	<b>OC2IE</b>	IC2IE		T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	I	I			INT1IE	CNIE	1	MI2C1IE	SI2C1IE	0000
IEC2	8600				Ι	I	I	I	I	Ι	IC4IE	IC3IE	Ι	I	Ι	SPI2IE	SPI2EIE	0000
IEC3	A600			I	1	I	QEI1IE	PSEMIE	1	I	INT4IE	INT3IE	I	1	MI2C2IE	SI2C2IE	I	0000
IEC4	009C					QEI2IE	I	PSESMIE	I	I			I	1	U2EIE	U1EIE	I	0000
IEC5	009E	<b>PWM2IE</b>	PWM1IE	ADCP12IE	1	I	I	I	I	I		I	I	1	Ι	ADCP8IE		0000
IEC6	00A0	ADCP1IE ADCP0IE	ADCPOIE		1	I	I	AC4IE	<b>AC3IE</b>	AC2IE	I	PWM8IE	<b>PWM7IE</b>	PWM6IE	<b>PWM5IE</b>	PWM5IE PWM4IE PWM3IE	<b>PWM3IE</b>	0000
IEC7	00A2				Ι	Ι	I	Ι	I	Ι		ADCP7IE	<b>ADCP6IE</b>	<b>ADCP5IE</b>	ADCP4IE	ADCP4IE ADCP3IE ADCP2IE	<b>ADCP2IE</b>	0000
IPC0	00A4			T1IP<2:0>		Ι	C	0C1IP<2:0>		Ι		IC1IP<2:0>		Ι	1	INT0IP<2:0>	~	4444
IPC1	00A6			T2IP<2:0>		Ι	0	OC2IP<2:0>		Ι		IC2IP<2:0>		1	Ι		I	4440
IPC2	00A8	Ι		U1RXIP<2:0>	_	Ι	S	SPI1IP<2:0>		Ι	S	SPI1EIP<2:0>	4	Ι		T3IP<2:0>		4444
IPC3	00AA		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		ADIP<2:0>		Ι	D	U1TXIP<2:0>	^	0044
IPC4	00AC			CNIP<2:0>		I	A	AC1IP<2:0>		I	Ň	MI2C1IP<2:0>	4		S	SI2C1IP<2:0>	^	4444
IPC5	00AE												I		Ŧ	INT1IP<2:0>		0004
IPC6	00B0			T4IP<2:0>		I	J	OC4IP<2:0>		I	)	OC3IP<2:0>	_					4440
IPC7	00B2			U2TXIP<2:0>	^		Ü.	U2RXIP<2:0>		I	-	INT2IP<2:0>	^			T5IP<2:0>		4444
IPC8	00B4			Ι	Ι		Ι	I	I	Ι		SPI2IP<2:0>	~	Ι	S	SPI2EIP<2:0>	^	0044
IPC9	00B6		Ι	Ι	Ι	Ι	-	IC4IP<2:0>		Ι		IC3IP<2:0>		Ι	Ι	Ι	Ι	0440
IPC12	00BC	Ι	Ι	Ι	Ι	Ι	MI	MI2C2IP<2:0>		Ι	S	SI2C2IP<2:0>	^	Ι	Ι	Ι	Ι	0440
IPC13	00BE		Ι	Ι	Ι	Ι	1	INT4IP<2:0>		Ι	_	INT3IP<2:0>	^	Ι	Ι	Ι	Ι	0440
IPC14	00C0		Ι	Ι	Ι	Ι	Ø	QE111P<2:0>		Ι	д	PSEMIP<2:0>	4	Ι	Ι	Ι	Ι	0440
IPC16	00C4				Ι	I	L	U2EIP<2:0>		I	1	U1EIP<2:0>	_					0440
IPC18	00C8			QEI2IP<2:0>		Ι	I	I	I	I	Ä	PSESMIP<2:0>	6	I		Ι	I	4040
IPC20	0000			Ι							AI	ADCP8IP<2:0>	~					0040
Legend:	= ×	unknown v	/alue on Re	set, — = uni	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	read as '0'.	Reset valué	as '0'. Reset values are shown in hexadecimal.	n in hexade	cimal.								l

© 2010 Microchip Technology Inc.

查	询ds	PI	C3	3F.	J6	4G\$	56	061	供	Ŵ	췽
	All Resets	0040	4400	4444	4044	0044	4400	4444	0044	0000	
	Bit 0	I	—	<	<	^	—	0>	0>		
	Bit 1	I	Ι	PWM3IP<2:0>	PWM7IP<2:0>	AC3IP<2:0>	Ι	ADCP2IP<2:0>	ADCP6IP<2:0>		
	Bit 2	I		чq	чq	1		Β	AL		
	Bit 3	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	VECNUM<6:0>	
ED)	Bit 4	2:0>	Ι	<0	<0	4	Ι	<0:	:0>	VE	
NTINU	Bit 5	ADCP12IP<2:0>	Ι	PWM4IP<2:0>	PWM8IP<2:0>	AC4IP<2:0>	Ι	ADCP3IP<2:0>	ADCP7IP<2:0>		
608 (CC	Bit 6	AI	Ι	а.	а.		Ι	A	A		
FJ32GS	Bit 7	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	ecimal.
IsPIC33	Bit 8	I	^	^	-	-	^	^	Ι		n in hexade
P FOR (	Bit 9	I	PWM1IP<2:0>	PWM5IP<2:0>			ADCP0IP<2:0>	ADCP4IP<2:0>	-	3:0>	es are show
ter ma	Bit 10	I	Ч	Ч	-	-	AI	AI	Ι	ILR<3:0>	. Reset valu
REGIS	Bit 11	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι		, read as '0'
ROLLER	Bit 12	I	4	4		Ι	~	~	Ι	Ι	mplemented
INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS608 (CONTINUED)	Bit 13	I	PWM2IP<2:0>	PWM6IP<2:0>	AC2IP<2:0>	Ι	ADCP1IP<2:0>	ADCP5IP<2:0>	Ι	Ι	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
ERRUP'	Bit 14	I	ш	ш		I	4	4	Ι	Ι	alue on Re
	Bit 15	I							Ι	Ι	unknown v
4-9:	SFR Addr	00CE	00D2	00D4	00D6	00D8	00DA	00DC	00DE	00E0	×
TABLE 4-9:	SFR Name	IPC21	IPC23	IPC24	IPC25	IPC26	IPC27	IPC28	IPC29	INTTREG 00E0	Legend:

## 

## 查询dsPIC33FJ64GS606供应商

<b>TABLE 4-10</b> :	4-10		ERRUP	T CONT	INTERRUPT CONTROLLER RE	REGIS	<b>TER MA</b>	P FOR o	IsPIC33	GISTER MAP FOR dsPIC33FJ32GS606 DEVICES	306 DEV	/ICES						Jus
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR		MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000
<b>INTCON2</b>	0082	ALTIVT	DISI		Ι			I		Ι			INT4EP	INT3EP	INT2EP	INT1EP	<b>INTOEP</b>	0000
IFS0	0084	Ι		ADIF	U1TXIF	U1RXIF	SPI11F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	Ι	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	-	Ι	1	-	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0088				Ι	Ι		I	I	I	IC4IF	IC3IF	I	Ι	Ι	SPI2IF	<b>SPI2EIF</b>	0000
IFS3	008A		I	I	Ι	Ι	QEI1IF	PSEMIF		I	INT4IF	INT3IF	I	Ι	MI2C2IF	SI2C2IF	I	0000
IFS4	008C	Ι	I	Ι	Ι	QE12IF	Ι	PSESMIF	Ι	Ι	Ι	Ι	Ι	Ι	U2EIF	U1EIF	Ι	0000
IFS5	008E	<b>PWM2IF</b>		PWM1IF ADCP12IF	Ι	Ι		I		I	I		I	Ι	1	ADCP8IF	I	0000
IFS6	0600	0090 ADCP1IF ADCP0IF	ADCP0IF	Ι	Ι	Ι		AC4IF	AC3IF	AC2IF	1	-	Ι	PWM6IF	PWM5IF	PWM4IF	<b>PWM3IF</b>	0000
IFS7	0092		1	I	Ι	Ι		I		I	I		<b>ADCP6IF</b>	ADCP5IF	ADCP4IF	ADCP3IF	<b>ADCP2IF</b>	0000
IEC0	0094		I	ADIE	U1TXIE	U1RXIE	SPI11E	<b>SPI1EIE</b>	T3IE	T2IE	<b>OC2IE</b>	IC2IE	Ι	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	<b>INT2IE</b>	T5IE	T4IE	OC4IE	OC3IE		I	I		INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC2	8600	Ι	I	I	Ι	Ι	I	I		I	IC4IE	IC3IE	I	I	I	<b>SPI2IE</b>	SPI2EIE	0000
IEC3	A600			I	I	I	QE11E	PSEMIE	I	I	INT4IE	<b>INT3IE</b>	I	I	<b>MI2C2IE</b>	SI2C2IE	I	0000
IEC4	009C		I	Ι	I	QEIZIE		PSESMIE	I	I	I	I	I	I	UZEIE	U1EIE	I	0000
IEC5	<b>3600</b>	PWM2IE	<b>PWM1IE</b>	ADCP12IE	Ι	Ι	Ι	I		I	I		I	Ι	1	ADCP8IE	I	0000
IEC6	00A0	ADCP1IE ADCP0IE	ADCPOIE	Ι	I	I		AC4IE	<b>AC3IE</b>	AC2IE	I	I	I	<b>PWM6IE</b>	<b>PWM5IE</b>	PWM4IE	<b>PWM3IE</b>	0000
IEC7	00A2		I	I	I	I		I	I	I	I	I	<b>ADCP6IE</b>	ADCP5IE	ADCP4IE	ADCP4IE ADCP3IE ADCP2IE	<b>ADCP2IE</b>	0000
<b>IPCO</b>	00A4	Ι		T11P<2:0>			)	OC1IP<2:0>		Ι		IC1IP<2:0>		Ι	-	NT0IP<2:0>		4444
IPC1	00A6			T2IP<2:0>			)	OC2IP<2:0>		Ι		IC2IP<2:0>		Ι	Ι		I	4440
IPC2	00A8		ו	U1RXIP<2:0>	4			SP111P<2:0>		Ι	S	SPI1EIP<2:0>	>	Ι		T3IP<2:0>		4444
IPC3	00AA			Ι	Ι	Ι	Ι	Ι	-	Ι		ADIP<2:0>		Ι	n	U1TXIP<2:0>	^	0044
IPC4	00AC			CNIP<2:0>				AC11P<2:0>		Ι	M	MI2C1IP<2:0>	<	Ι	SI	SI2C1IP<2:0>	^	4444
IPC5	00AE							I					I	I	1	INT1IP<2:0>		0004
IPC6	00B0			T4IP<2:0>			)	OC4IP<2:0>			0	OC3IP<2:0>	^	Ι			I	4440
IPC7	00B2		ſ	U2TXIP<2:0>	^		٦	U2RXIP<2:0>		Ι	=	INT2IP<2:0>	^	I		T5IP<2:0>		4444
IPC8	00B4				Ι		Ι	I	Ι	Ι	0	SPI2IP<2:0>	~	Ι	SI	SPI2EIP<2:0>	^	0044
IPC9	00B6				Ι			IC4IP<2:0>		Ι		IC3IP<2:0>		Ι	Ι		I	0440
IPC12	00BC						Ň	MI2C2IP<2:0>		Ι	S	SI2C2IP<2:0>	>	I			I	0440
IPC13	00BE	I		I	I	I		INT4IP<2:0>		I	=	INT3IP<2:0>	^	I	I	I	I	0440
IPC14	00C0	I		I	I	I	5	QE111P<2:0>		I	ά.	PSEMIP<2:0>	4	I	I	I	I	0440
IPC16	00C4		1	I	Ι	Ι		U2EIP<2:0>		Ι		U1EIP<2:0>	٨	Ι	I	Ι		0440
IPC18	00C8			QEI2IP<2:0>	^	Ι	Ι	I	Ι	Ι	PS	PSESMIP<2:0>	0>	Ι	I	Ι		4040
IPC20	00CC				I			I			AC	ADCP8IP<2:0>	0>	I			I	0040
Legend:	×	unknown v	alue on Re	set, — = un	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	d, read as '0'.	Reset valu	as '0'. Reset values are shown in hexadecimal.	n in hexade	ecimal.								

© 2010 Microchip Technology Inc.

查	询ds	PI	C3:	3F.	J64	4G\$	S6(	06	供	Ŵ	商
	All Resets	0040	4400	4444	4000	0044	4400	4444	0004	0000	
	Bit 0	I		4		•		<0	<0		
	Bit 1	I	Ι	PWM3IP<2:0>	Ι	AC3IP<2:0>	Ι	ADCP2IP<2:0>	ADCP6IP<2:0>		
	Bit 2	I	-	١d	-	1	-	AL	AL	^	
UED)	Bit 3	I						-	-	VECNUM<6:0>	
TABLE 4-10: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS606 DEVICES (CONTINUED)	Bit 4	<0:	Ι	0>	Ι	^	Ι	0>	—	VE	
VICES (	Bit 5	ADCP12IP<2:0>	Ι	PWM4IP<2:0>	Ι	AC4IP<2:0>	Ι	ADCP3IP<2:0>	Ι		
606 DE	Bit 6	A						A	Ι		
FJ32GS	Bit 7	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	cimal.
dsPIC33	Bit 8	I	^	^	I	I	^	~			vn in hexade
P FOR	Bit 9	I	PWM1IP<2:0>	PWM5IP<2:0>	Ι	Ι	ADCP0IP<2:0>	ADCP4IP<2:0>	Ι	3:0>	ies are shov
TER MA	Bit 10	I	Ч	Ч			IA	AI	Ι	ILR<3:0>	0'. Reset values are shown in hexadecimal.
REGIS	Bit 11	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι		d, read as '0
ROLLEF	Bit 12	I	^	^		Ι	~0	0>	Ι	Ι	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '
T CONT	Bit 13	I	PWM2IP<2:0>	PWM6IP<2:0>	AC2IP<2:0>	Ι	ADCP1IP<2:0>	ADCP5IP<2:0>	Ι	Ι	set, — = un
ERRUP	Bit 14	I	4	4			A	A			/alue on Re
INT 	Bit 15	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	unknown v
4-10	SFR Addr	00CE	00D2	00D4	00D6	00D8	00DA	00DC	00DE	00E0	×
TABLE	SFR Name	IPC21	IPC23	IPC24	IPC25	IPC26	IPC27	IPC28	IPC29	INTTREG 00E0	Legend:

0000 xxxxx xxxxx 0000

ICM<2:0>

ICBNE

ICOV

ICI<1:0>

ICTMR

ICSIDL

0146

**IC2CON** 

ICM<2:0>

ICBNE

ICOV

ICI<1:0>

ICTMR

I

T

I

Input 4 Capture Register

Input 3 Capture Register

ICM<2:0>

ICBNE

ICOV

ICI<1:0>

ICTIMR

I

I

Reset values are shown in hexadecimal.

	ts	×	Ē.	0	¥	У	×	[ <b>r</b> .	<u>[</u> 1.	0	0	м	×	¥	Er.	Ēr.	0	0		ts	×	0	×		
	AII Resets	XXXX	FFFF	0000	XXXXX	XXXX	XXXX	FFFF	FFFF	0000	0000	XXXXX	XXXX	XXXXX	FFFF	FFFF	0000	0000		All Resets	XXXX	0000	XXXX		
	Bit 0			I						I	-						Ι			Bit 0					
	Bit 1			TCS						TCS	TCS						TCS	TCS		Bit 1		ICM<2:0>			
	Bit 2			TSYNC						I	Ι						I			Bit 2		_			
	Bit 3										T32	Ι						T32			Bit 3		ICBNE		
	Bit 4			S<1:0>						TCKPS<1:0>	S<1:0>						3<1:0>	TCKPS<1:0>		Bit 4		ICOV I			
	Bit 5			TCKPS<1:0>		_				TCKP	TCKPS<1:0>						TCKPS<1:0>	TCKPS	-	Bit 5 E					
	Bit 6			TGATE		erations only			Period Register 3	TGATE	TGATE		erations only				TGATE	TGATE		Bit 6		ICI<1:0>			
	Bit 7	gister	lister 1		gister	2-bit timer op	gister	lister 2			I	gister	Timer5 Holding Register (for 32-bit timer operations only)	gister	lister 4	lister 5	I		al.	Bit 7	re Register	Ire Register ICTMR	re Register		
	Bit 8	Timer1 Register	Period Register 1	I	Timer2 Register	gister (for 32	Timer3 Register	Period Register 2		I	Ι	Timer4 Register		Timer5 Register	Period Register 4	Period Register 5	I		hexadecim	Bit 8	Input 1 Capture Register	Ι	Input 2 Capture Register		
	Bit 9					Timer3 Holding Register (for 32-bit timer operations only)					I		Holding Re				I		e shown in	Bit 9	L	I	드		
	Bit 10			I								I	Ι		Timer5				I		set values a	Bit 10			
	Bit 11			1						I	Ι						I		ad as '0'. Rese MAP	Bit 11					
Ę	Bit 12			I									I						I		nented, read STER M	Bit 12		I	
TIMERS REGISTER MAP	Bit 13			TSIDL									TSIDL	TSIDL	-					TSIDL	TSIDL	own value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal INPUT CAPTURE REGISTER MAP	Bit 13		ICSIDL
	Bit 14			I							I	I						I		<pre>x = unknown value on Reset, 12: INPUT CAPTUR</pre>	Bit 14		I		
	Bit 15			TON						TON	TON						TON	TON	wn value o NPUT (	Bit 15		I			
	SFR Addr	0100	0102	0104	0106	0108	010A	010C	010E	0110	0112	0114	0116	0118	011A	011C	011E	0120	nkn	SFR Addr	0140	0142	0144		
<b>TABLE 4-11</b> :	SFR Name	TMR1	PR1	T1CON	TMR2	TMR3HLD	TMR3	PR2	PR3	T2CON	T3CON	TMR4	TMR5HLD	TMR5	PR4	PR5	T4CON	T5CON	Legend: x = u TABLE 4-12:	SFR Name	IC1BUF	IC1CON	IC2BUF		

查询dsPIC33FJ64GS606供应商

				l as '0'.
	Ι		Ι	x = unknown value on Reset, — = unimplemented, read as '0'.
	ICSIDL		ICSIDL	— = unimple
	Ι		Ι	on Reset,
	Ι			own value o
0148	014A	014C	014E	x = unkno
<b>IC3BUF</b>	IC3CON	IC4BUF	IC4CON	Legend:
		DS	570	591C-page 71

Bit 0 UPDN\_SRC

Bit 1 TQCS

Bit 2 POSRES

TQCKPS<1:0>

TQGATE QECK<2:0>

PCDOUT

SWPAB QEOUT

0 Bit 9 QEIM<2:0> CEID

IMV<1:0>

Position Counter<15:0> Maximum Count<15:0>

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

Bit 8

Bit 10

Bit 11 UPDN

Bit 12 INDX

Bit 13 QEISIDL

Bit 14

Addr. 01F0 01F2 01F4 01F6

SFR Name OE12CON

Bit 15 CNTERR

**DFLT2CON** 

1

	All Resets	XXXX	XXXX	0000			All Resets	0000	0000	0000	FFFF											
		Ŕ	Ŕ	00	Ŕ	Ŕ	00	Ŷ	Ŕ	00	Ŕ	Ŕ	0			A Res		00	00	보고		
	Bit 0			^			_			_			_			Bit 0	UPDN_SRC					
	Bit 1			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>			۵						
	Bit 2			Ō			Ō			Ō			Ō			Bit 1	TQCS	Ι				
	Bit 3			OCTSEL			OCTSEL			OCTSEL			OCTSEL			Bit 2	POSRES	I				
				-																		
	Bit 4			OCFLT			OCFLT			OCFLT			OCFLT			Bit 3	TQCKPS<1:0>		-			
	Bit 5						1			1						Bit 4	TQCKF					
																2	TΕ	2:0>				
	Bit 6	ister		Ι			Bit 5	TQGATE	QECK<2:0>													
	Bit 7	Output Compare 1 Secondary Register	Output Compare 1 Register	I	Output Compare 2 Secondary Register	Output Compare 2 Register	I	Output Compare 3 Secondary Register	Output Compare 3 Register	I	Output Compare 4 Secondary Register	Register	I			Bit 6	PCDOUT		<15:0>	<15:0>		
	Bit 8	1 Secor	npare 1		2 Secor	npare 2		3 Secor	npare 3		4 Secor	npare 4		decimal		2		Ъ	Counter	ר Count		
	Bit	compare	Itput Cor	1	compare	tput Cor		compare	Itput Cor		Compare	Output Compare 4 Register		in hexa		Bit 7	SWPAB	QEOUT	Position Counter<15:0>	Maximum Count<15:0>		
	Bit 9	Output C	NO	Ι	Output C	ō	Ι	Output C	Ō	Ι	Output C	NO	Ι	shown		Bit 8	Δ	CEID	Ъ	Σ		
	Bit 10							-						lues are		Bit 9	QEIM<2:0>	1:0>				
	Bit			1									-	Reset va		Bit 10	Ø	IMV<1:0>				
R MAP	Bit 11			Ι			Ι			Ι			Ι	ld as '0'. Reset values are shown in hexadecimal		Bit 11	NDAN	1				
STER	Bit 12													ed, reac		Bit 12 B	) XDN				,0,	
REGI	Bit													olement	•						read as	
ARE	Bit 13			OCSIDL			OCSIDL			OCSIDL			OCSIDL	- = unim	RAF	Bit 13	QEISIDL				nented,	
OUTPUT COMPARE REGISTE	Bit 14													$\mathbf{x}$ = unknown value on Reset, — = unimplemented, rea	QEI1 REGISTER MAP	Bit 14		Ι			u = uninitialized bit, $$ = unimplemented, read as '0'	
ГРUТ														value on	1 REC	Bit 15	CNTERR				bit, —=	
LNO	Bit 15													known v	QEI	-		2	4	9	tialized	
-13:	SFR Addr	0180	0182	0184	0186	0188	018A	018C	018E	0190	0192	0194	0196	un = x	-1 4:	Addr.	01E0	01E2	01E4	01E6	1 = unini	
TABLE 4-13:	SFR Name	OC1RS	OC1R	OC1CON	OC2RS	OC2R	OC2CON	OC3RS	OC3R	OC3CON	OC4RS	OC4R	OC4CON	Legend:	TABLE 4-14:	SFR Name	QE11 CON	DFLT1CON	POS1CNT	MAX1CNT	Legend: u	

查询dsPIC33FJ64GS606供应商

### DS70591C-page 72

© 2010	Microchin	Technology	Inc
0 2010	moreerinp	roominology	

POS2CNT MAX2CNT **Legend:** u = uninitialized bit, -- = unimplemented, read as '0'

### 查询dsPIC33FJ64GS606供应商

TABLE 4-16:		HIGH-SPEED PWM REGISTER	ED PV	VM REG		MAP												
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0400	PTEN	I	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCPOL SYNCOEN SYNCEN	SYNCEN	SΥ	SYNCSRC<2:0>	-05		SEVTP	SEVTPS<3:0>		0000
PTCON2	0402	I	I	I	I	Ι	I	Ι	Ι	I	I	I	I	I	PC	PCLKDIV<2:0>	^	0000
PTPER	0404								PTPER<15:0>	5:0>								FFF8
SEVTCMP	0406						SE	SEVTCMP<15:3>	3>						I	I	1	0000
MDC	040A								MDC<15:0>	<0>								0000
STCON	040E	Ι	Ι	Ι	SESTAT	SEIEN	EIPU		SYNCPOL SYNCOEN SYNCEN	SYNCEN	SΥ	SYNCSRC<2:0>	<0>		SEVTP	SEVTPS<3:0>		0000
STCON2	0410	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι		—			PC	PCLKDIV<2:0>	٨	0000
STPER	0412								PTPER<15:0>	5:0>								FFF8
SSEVTCMP	0414						SS	SSEVTCMP<15:3>	3~								I	0000
СНОР	041A	CHPCLKEN	—	Ι	Ι		Ι			СНС	CHOP<9:3>				Ι	Ι	Ι	0000
Legend:	x = unkr	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	Reset, —	= unimplem	tented, read	d as '0'. R€	set value:	s are shown i	in hexadecim.	al.								

### ICTER MAD ē Δ ۵ Ē C C T T T C C **HOIN** 1 • Ц α Ě

TABLE 4-17:	-17:	HGH-S	SPEED	HIGH-SPEED PWM GENERATO	ENERA	TOR 1 RI	R 1 REGISTER MAP	RAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0420	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON1	0422	PENH	PENL	POLH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON1	0424	IFLTMOD			CLSRC<4:0>	-0		CLPOL	CLMOD			FLTSRC<4:0>	٨		FLTPOL	FLTMOD<1:0>	0<1:0>	0000
PDC1	0426								PDC1<15:0>	2:0>								0000
PHASE1	0428								PHASE1<15:0>	15:0>								0000
DTR1	042A									DTR1<13:0>	<0:							0000
ALTDTR1	042C	I	1							ALTDTR1<13:0>	13:0>							0000
SDC1	042E								SDC1<15:0>	2:0>								0000
SPHASE1	0430								SPHASE1<15:0>	-15:0>								0000
TRIG1	0432						TRGC	TRGCMP<15:3>								I	I	0000
<b>TRGCON1</b>	0434		TRGDIV<3:0>	V<3:0>				I		DTM	Ι			TRGS	TRGSTRT<5:0>			0000
STRIG1	0436						STRGC	STRGCMP<15:3>								I	I	0000
PWMCAP1	0438						PWMC/	PWMCAP1<15:3>							Ι	Ι	I	0000
<b>LEBCON1</b>	043A	AHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	I	Ι	I	Ι	BCH	BCL	врнн	BPHL	ВРLН	BPLL	0000
LEBDLY1	043C	I		Ι					LEB	LEB<11:3>								0000
AUXCON1	043E	HRPDIS	HRDDIS	Ι			BLANKSEL<3:0>	L<3:0>		Ι			CHOPSEL<3:0>	EL<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	x = unk	snown value	on Reset,	= unimple	emented, r	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	eset values a	are shown ir	ι hexadecin	ıal.								

© 2010 Microchip Technology Inc.

<b>TABLE 4-18:</b>	-18:	HIGH-S	PEED	HIGH-SPEED PWM GENERAT	NERAT	OR 2 RE	<b>OR 2 REGISTER MAP</b>	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>PWMCON2</b>	0440	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP		MTBS	CAM	XPRES	IUE	0000
IOCON2	0442	HNE	PENL	НОСН	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	۲<1:0>	FLTDAT<1:0>	<1:0>	CLDAT	CLDAT<1:0>	SWAP	OSYNC	0000
FCLCON2	0444	IFLTMOD			CLSRC<4:0:	< _		CLPOL	CLMOD		FLI	FLTSRC<4:0>	۸		FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC2	0446								PDC2<15:0>									0000
PHASE2	0448							Ā	PHASE2<15:0>	Δ								0000
DTR2	044A	I	I							DTR2<13:0>	۸							0000
ALTDTR2	044C	-							ALT	ALTDTR2<13:0>	6							0000
SDC2	044E								SDC2<15:0>									0000
SPHASE2	0450							SF	SPHASE2<15:0>	< <u>_</u>								0000
TRIG2	0452						TRGCM	TRGCMP<15:3>							Ι	Ι	-	0000
<b>TRGCON2</b>	0454		TRGDI	TRGDIV<3:0>		Ι	Ι	Ι	—	DTM				TRG:	TRGSTRT<5:0>	~		0000
STRIG2	0456						STRGCN	STRGCMP<15:3>								Ι	Ι	0000
<b>PWMCAP2</b>	0458						PWMCA	PWMCAP2<15:3>								Ι	Ι	0000
LEBCON2	045A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι	—			BCH	BCL	ВРНН	BPHL	BPLH	BPLL	0000
LEBDLY2	045C	Ι	Ι						LEB<11:3>	:3>							Ι	0000
AUXCON2	045E	HRPDIS	HRDDIS				BLANKSEL<3:0>	EL<3:0>					CHOPSEL<3:0>	:L<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	v = un	known value	on Reset,	= unimple	mented, re	${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	set values ar	e shown in h	lexadecimal.									

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

TABLE 4-19:	-19:	HIGH-S	SPEED	HIGH-SPEED PWM GENERATO	NERAT	OR 3 RE	<b>R 3 REGISTER MAP</b>	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>PWMCON3</b>	0460	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP		MTBS	CAM	XPRES	IUE	0000
OCON3	0462	PENH	PENL	POLH	POLL	<0:1>DMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	⊺<1:0>	FLTDAT<1:0>	:1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON3	0464	IFLTMOD			CLSRC<4:0>	< _		CLPOL	CLMOD		FLT	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC3	0466							д.	PDC3<15:0>									60 0000
PHASE3	0468							Hd	PHASE3<15:0>									0000
DTR3	046C	I	I						ITO	DTR3<13:0>								0000
ALTDTR3	046C	Ι							ALTD	ALTDTR3<13:0>	٨							0000
SDC3	046E							S	SDC3<15:0>									0000
SPHASE3	0470							SPI	SPHASE3<15:0>									0000
TRIG3	0472						TRGCM	TRGCMP<15:3>							1	I	I	0000
TRGCON3	0474		TRGDI	TRGDIV<3:0>		-	Ι	I	Ι	DTM				TRG	TRGSTRT<5:0>	•		0000
STRIG3	0476						STRGCMP<15:3>	1P<15:3>								Ι	Ι	0000
PWMCAP3	0478						PWMCAP3<15:3>	<sup>2</sup> 3<15:3>								Ι	Ι	0000
LEBCON3	047A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι	Ι	Ι		BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY3	047C	Ι	Ι	Ι	Ι				LEB<11:3>	3>						Ι	Ι	0000
AUXCON3	047E	HRPDIS	HRDDIS	Ι	Ι		BLANKS	BLANKSEL<3:0>		Ι		0	CHOPSEL<3:0>	_<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	x = unk	snown value	) on Reset,	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	mented, re.	ad as '0'. Res	tet values are	as '0'. Reset values are shown in hexadecimal	xadecimal.									

### 查询dsPIC33FJ64GS606供应商

<b>TABLE 4-20:</b>	-20:	HIGH-S	PEED	HIGH-SPEED PWM GENERAT	NERAT	OR 4 REGISTER MAP	GISTER	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON4	0480	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	1	MTBS	CAM	XPRES	IUE	0000
IOCON4	0482	PENH	PENL	НОСН	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT	CLDAT<1:0>	SWAP	OSYNC	0000
FCLCON4	0484	IFLTMOD			CLSRC<4:0	~0		CLPOL	CLMOD		FLT	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC4	0486								PDC4<15:0>	^								0000
PHASE4	0488							Ъ	PHASE4<15:0>	<0>								0000
DTR4	048A	I	I							DTR4<13:0>	_							0000
ALTDTR4	048A								AL	ALTDTR4<13:0>	3:0>							0000
SDC4	048E								SDC4<15:0>	4								0000
SPHASE4	0490							SF	SPHASE4<15:0>	<0:0								0000
TRIG4	0492						TRGCMP<15:3>	⊃<15:3>								Ι	Ι	0000
TRGCON4	0494		TRGDI	TRGDIV<3:0>		Ι	Ι	Ι	Ι	DTM	Ι			TRGS	TRGSTRT<5:0>			0000
STRIG4	0496						STRGCMP<15:3>	P<15:3>								Ι	Ι	0000
PWMCAP4	0498						PWMCAP4<15:3>	4<15:3>								Ι	Ι	0000
LEBCON4	049A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι	Ι	Ι	Ι	BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY4	049C	Ι	Ι	Ι	Ι				LEB<11:3>	11:3>						Ι	Ι	0000
AUXCON4	049E	HRPDIS	HRDDIS	Ι			BLANKSEL<3:0>	<u>1</u> <3:0>					CHOPSEL<3:0>	L<3:0>	-	CHOPHEN	CHOPLEN	0000
Legend:	un = x	known value	on Reset,	— = unimple	mented, re	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	et values are	shown in h	nexadecimal									

### 查询dsPIC33FJ64GS606供应商

<b>TABLE 4-21:</b>	-21:	HIGH-S	SPEED	HIGH-SPEED PWM GENERAT	<b>NERAT</b>		<b>DR 5 REGISTER MAP</b>	MAP										usr
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON5	04A0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON5	04A2	PENH	PENL	НЛОЧ	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
<b>FCLCON5</b>	04A4	IFLTMOD			CLSRC<4:0:	6		CLPOL	CLMOD		FLT	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC5	04A6							-	PDC5<15:0>	۸								0000
PHASE5	04A8							Ъ	PHASE5<15:0>	~0								0000
DTR5	04AA									DTR5<13:0>	<							0000
ALTDTR5	04AA	I	Ι						AL	ALTDTR5<13:0>	3:0>							0000
SDC5	04AE							5,	SDC5<15:0>	^								0000
SPHASE5	04B0							SP	SPHASE5<15:0>	<0:								0000
TRIG5	04B2						TRGCMP<15:3>	><15:3>							1	Ι	I	0000
TRGCON5	04B4		TRGDI	TRGDIV<3:0>		Ι	I	I	I	DTM	I			TRGS	TRGSTRT<5:0>			0000
STRIG5	04B6						STRGCMP<15:3>	P<15:3>							1	Ι	Ι	0000
<b>PWMCAP5</b>	04B8						PWMCAP5<15:3>	5<15:3>								Ι	Ι	0000
<b>LEBCON5</b>	04BA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι	Ι	Ι		BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
<b>LEBDLY5</b>	04BC	I							LEB<11:3>	11:3>						Ι	I	0000
AUXCON5	04BE	HRPDIS	HRDDIS	Ι			BLANKSEL<3:0>	L<3:0>		Ι			CHOPSEL<3:0>	L<3:0>	-	CHOPHEN	CHOPLEN	0000
Legend:	v = un	known value	on Reset,	— = unimpl€	smented, re	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	et values are	shown in h	exadecimal									

© 2010 Microchip Technology Inc.

<b>TABLE 4-22:</b>	-22:	HIGH-S	PEED	HIGH-SPEED PWM GENERAT	NERAT	OR 6 RE	OR 6 REGISTER MAP	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>PWMCON6</b>	04C0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON6	04C2	PENH	PENL	POLH	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON6	04C4	IFLTMOD		_	CLSRC<4:0>	< _		CLPOL	CLMOD		FLT	FLTSRC<4:0>			FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC6	04C6								PDC6<15:0>	_								0000
PHASE6	04C8							Ē	PHASE6<15:0>	- <u>0</u>								0000
DTR6	04CA	I	I							DTR6<13:0>	^							0000
ALTDTR6	04CA	Ι							AL	ALTDTR6<13:0>	3:0>							0000
SDC6	04CE								SDC6<15:0>	_								0000
SPHASE6	04D0							SF	SPHASE6<15:0>	2:0>								0000
<b>TRIG6</b>	04D2						TRGCMP<15:3>	°<15:3>								Ι	Ι	0000
TRGCON6	04D4		TRGDI	TRGDIV<3:0>		Ι	Ι	Ι	Ι	DTM	Ι			TRGS	TRGSTRT<5:0>			0000
STRIG6	04D6						STRGCMP<15:3>	P<15:3>								Ι	Ι	0000
<b>PWMCAP6</b>	04D8						PWMCAP6<15:3>	6<15:3>								Ι	Ι	0000
LEBCON6	04DA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN					BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY6	04DC	Ι		Ι					LEB<11:3>	11:3>						I	Ι	0000
AUXCON6	04DE	HRPDIS	HRDDIS	Ι			BLANKSEL<3:0>	L<3:0>					CHOPSEL<3:0>	L<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	un = x	snown value	on Reset,	— = unimple	mented, re	${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	et values are	shown in h	lexadecimal	··								

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

### All Resets 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 HIGH-SPEED PWM GENERATOR 7 REGISTER MAP (EXCLUDES dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES) CHOPLEN OSYNC Bit 0 BPLL ШШ I T FLTMOD<1:0> CHOPHEN XPRES SWAP BPLH Bit 1 I TRGSTRT<5:0> FLTPOL Bit 2 CAM BPHL CLDAT<1:0> 1 MTBS BPHH Bit 3 CHOPSEL<3:0> Bit 4 BCL FLTDAT<1:0> FLTSRC<4:0> Bit 5 DTCP BCH Bit 6 OVRDAT<1:0> I DTC<1:0> ALTDTR7<13:0> DTR7<13:0> Bit 7 DTM LEB<11:3> SPHASE7<15:0> PHASE7<15:0> DC7<15:0> SDC7<15:0> OVRENL CLMOD MDCS Bit 8 OVRENH CLPOL Bit 9 STRGCMP<15:3> PWMCAP7<15:3> ITB FRGCMP<15:3> BLANKSEL<3:0> CLLEBEN TRGIEN Bit 10 PMOD<1:0> FLTLEBEN CLIEN Bit 11 CLSRC<4:0> FLTIEN Bit 12 POLL ΡĽF **FRGSTAT** Bit 13 POLH PLR FRGDIV<3:0> I CLSTAT HRDDIS Bit 14 PENL PHF Т IFLTMOD HRPDIS FLTSTAT PENH 15 PHR L Ë 04E4 04E6 04E8 04EA 04F0 04F2 04F4 04F6 04FA 04FC 04FE Addr Offset 04E0 04E2 04EA 04EE 04F8 **FABLE 4-23:** File Name PWMCON7 **TRGCON7** FCLCON7 PWMCAP7 AUXCON7 LEBCON7 SPHASE7 **ALTDTR7** IOCON7 LEBDLY7 **PHASE7** STRIG7 **TRIG7** PDC7 DTR7 SDC7

### 查询dsPIC33FJ64GS606供应商

x = unknown value on Reset,

Legend:

— = unimplemented, read as '0'. Reset values are shown in hexadecimal

TRGIEN         TB         MDCS         DTC-1:0>         DTCP         —         MTBS         CAM         XPRES         IUE         0000           :0-         OVRENH         OVRENH         OVRENL         OVRDAT<1:0>         FLTPAL         SWAP         OSYNC         0000           :0-         OVRENH         OVRENL         OVRDAT         ELTBAT         ELTPAL         SWAP         OSYNC         0000           :0-         CLPOL         CLMOD         FLTRC<-4:0>         TRDT         SWAP         OSYNC         0000           :0-         DTRB         ITRS         FLTRC<-4:0>         CLDAT         SWAP         OSYNC         0000           :0         DTRB         ITRS         PLCS         ELTBAT         ITRO         FLTMOL         ITRO         NTMOL           :1         ALTDTR8         ITRS         ITRS         ITRS         ITRS         0000         0000         0000           :1         ITRG         ITRG         ITRG         ITRG         ITRG         ITRG         ITTG         ITTG         I         0000           :1         ITRG         ITRG         ITRG         ITTG         ITTG         I         I         I         I		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{tabular}{ c                                   $		
PDC8+15:0-         0000           PHASE8<-15:0-		
PHASE8<15:0-		
DTR8<13:0-		
ALTDTR8<13:0-		
SDC8+15:0-         0000           SPHASE8<15:0-         0000           >         N         0000           >         N         0000           >         N         N           >         N         N           >         N         N           >         N         N         N           >         N         N         N           >         N         N           N         N         N           N         N         N           N         N         N         N           N         N         N         N           N         N         N         N           N         N         N         N           N         N <th colspan="2" n<="" td=""></th>		
SPHASe8-15:0>         Tech         Tech		
·         DTM         -		
-         DTM         -         TRGSTRT<6:0-           -         DTM         -		
>         -		
LEB<11:3>         CHOPEL<3:0         CHOPEL<3:0         CHOPEL         CHOPEL		
-         BCH         BCL         BPHL         BPLL         BPLL           LEB<11:3>         -		
LEB<11:3>         -		
– – CHOPSEL<3:0> CHOPHEN CHOPLEN		

### 查询dsPIC33FJ64GS606供应商

<b>TABLE 4-25:</b>	-25:	HIGH-S	SPEED	HIGH-SPEED PWM GENERAT	ENERAT		DR 9 REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES	MAP FC	R dsPl	C33FJ3	12GS61	O AND	dsPIC	33FJ6	4GS61	0 DEVIC	ES	asr
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON9	0520	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	I	MTBS	CAM	XPRES	IUE	0000
IOCON9	0522	PENH	PENL	НООН	POLL	PMOD<1:0>	<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	<1:0>	CLDAT<1:0>	<1:0>	SWAP	OSYNC	0000
FCLCON9	0524	IFLTMOD			CLSRC<4:0>	~0		CLPOL	CLMOD		FLT	FLTSRC<4:0>		-	FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC9	0526								PDC9<15:0>	4								0000
PHASE9	0528							P	PHASE9<15:0>	< <u>0</u>								0000
DTR9	052A	Ι	I							DTR9<13:0>	^							0000
ALTDTR9	052A	Ι							AL	ALTDTR9<13:0>	3:0>							0000
SDC9	052E								SDC9<15:0>	4								0000
SPHASE9	0530							SP	SPHASE9<15:0>	2:0>								0000
TRIG9	0532						TRGCMP<15:3>	<15:3>							I	I	I	0000
<b>TRGCON9</b>	0534		TRGDI	TRGDIV<3:0>		Ι	Ι	Ι		DTM	Ι			TRGS	TRGSTRT<5:0>			0000
STRIG9	0536						STRGCMP<15:3>	P<15:3>								Ι	Ι	0000
PWMCAP9	0538						PWMCAP9<15:3>	9<15:3>								Ι	Ι	0000
LEBCON9	053A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	Ι				BCH	BCL	врнн	BPHL	BPLH	BPLL	0000
LEBDLY9	053C	Ι	Ι	Ι	Ι				LEB<11:3>	11:3>						Ι	Ι	0000
AUXCON9	053E	HRPDIS	HRDDIS		Ι		BLANKSEL<3:0>	-<3:0>			Ι		CHOPSEL<3:0>	L<3:0>		CHOPHEN	CHOPLEN	0000
Legend:	tun = x	known value	on Reset,	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, rea	smented, re	ad as '0'. Res	d as '0'. Reset values are shown in hexadecimal	shown in h	exadecima	_:								

### REGISTER MAD 50 TARI F 4-26-

IABLE 4-26: I2C1 REGISTER MAP	:9Z-t	IZC1 RE	- GIN F	LK MAP														
SFR Name	SFR	Bit 15	Bit 14	Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200												Receive Register	Register				0000
I2C1TRN	0202	Ι		-	Ι	Ι			-				Transmit Register	Register				00FF
I2C1BRG	0204	Ι		-	Ι	I						Baud Rate	Baud Rate Generator Register	Register				0000
I2C1CON	0206	<b>I2CEN</b>		I2CSIDL SCLREL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	0208 ACKSTAT TRSTAT	TRSTAT	-	Ι	Ι	BCL	GCSTAT	ADD10	IWCOL	12COV	$D_{-}A$	Ч	S	R_W	RBF	TBF	0000
I2C1ADD	020A	Ι		-	Ι	I						Address Register	Register					0000
I2C1MSK	020C	Ι			Ι	Ι	Ι					Address Mask Register	sk Register					0000
Legend:	x = unkr	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	on Reset, ·	= unimpl	lemented,	read as '0'.	. Reset valu	es are shov	wn in hexade	ecimal.								

© 2010 Microchip Technology Inc.

### 查询dsPIC33FJ64GS606供应商

TABLE 4-27: I2C2 REGISTER MAP	-27:	12C2 RE	EGISTE	R MAP														
SFR Name	e SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210			1	1	1	I	1	I				Receive Register	legister				0000
I2C2TRN	0212			I		I	Ι	I	Ι				Transmit Register	Register				00FF
I2C2BRG	0214			I		I	Ι	Ι				Baud Rate	Baud Rate Generator Register	Register				0000
I2C2CON	0216	<b>I2CEN</b>	-	I2CSIDL SCLREL		IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT ACKEN	ACKEN	RCEN	PEN	RSEN	SEN	1000
12C2STAT	0218	ACKSTAT TRSTAT	TRSTAT	Ι			BCL	GCSTAT	ADD10	IWCOL	12COV	$D_{-}A$	Р	s	R_W	RBF	TBF	0000
I2C2ADD	021A	Ι	Ι	Ι			Ι					Address Register	kegister					0000
<b>I2C2MSK</b>	021C	Ι	Ι	Ι			Ι					Address Mask Register	ik Register					0000
Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	x = unkr	own value	on Reset, .	= unimpl	emented,	read as '0'.	Reset valu	es are show	vn in hexad	ecimal.								

## TABLE 4-28: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	0220 UARTEN		NSIDL	IREN	RTSMD		UEN1	UENO	WAKE	LPBACK	WAKE LPBACK ABAUD URXINV	URXINV	BRGH	PDSEL	PDSEL<1:0>	STSEL	0000
U1STA	0222	0222 UTXISEL1 UTXINV UTXISEL0	UTXINV	<b>UTXISELO</b>		UTXBRK	UTXEN	TXBRK UTXEN UTXBF	TRMT		EL<1:0>	URXISEL<1:0> ADDEN RIDLE		PERR	FERR	OERR URXDA		0110
U1TXREG	0224			-		Ι		I				UART	UART Transmit Register	gister				XXXX
U1RXREG	0226			-		Ι		I				UART	UART Receive Register	<b>j</b> ister				0000
U1BRG	0228								Baud Rate Generator Prescaler	senerator Pr	escaler							0000
Legend:	x = unkn	own value c	on Reset, -	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	mented, n	ead as '0'.	Reset val	ues are shc	as '0'. Reset values are shown in hexadecimal	decimal.								

## TABLE 4-29: UART2 REGISTER MAP

			2011		_													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9		Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	I	NSIDL	IREN	RTSMD	I	UEN1	UENO	WAKE	WAKE LPBACK ABAUD URXINV BRGH	ABAUD	URXINV	BRGH	PDSEL	PDSEL<1:0> STSEL	STSEL	0000
U2STA	0232	UTXISEL1 UTXINV	UTXINV	<b>UTXISELO</b>		UTXBRK	UTXEN	UTXBRK UTXEN UTXBF TRMT	TRMT	URXISE	URXISEL<1:0>	ADDEN RIDLE		PERR	FERR	OERR URXDA		0110
U2TXREG	0234	Ι	Ι	I		Ι	I					UART	UART Transmit Register	gister				XXXX
UZRXREG	0236	Ι	Ι		I	Ι	I					UARTI	UART Receive Register	gister				0000
UZBRG	0238							Baud	Rate Gene	Baud Rate Generator Prescaler	aler							0000
-paond		$\sim$ - molecular control of $\sim$ - molecular control of $\sim$ - molecular control of $\sim$	on Docot	- unimu	montod ro	, o, oc po		and do or	povod ai	ion ion								

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

0000 0000 0000 0000

SPIRBF

SPIROV

PPRE<1:0> SPITBF

FRMDLY

### 查询dsPIC33FJ64GS606供应商

TABLE 4-30: SPI1 REGISTER MAP	I-30:	SPI1 RE	EGISTE	R MAP														Ju
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>SPI1STAT</b>	0240	SPIEN	I	SPISIDL	I	I	I	I	I	I	SPIROV	I	I	I	I	SPITBF	SPIRBF	0000
SPI1CON1	0242	Ι		Ι	DISSCK	DISSDO	MODE16	SMP	CKE	NESS	СКР	MSTEN	0,	SPRE<2:0>		PPRE<1:0>	<0:	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	—		1		Ι	—	Ι					FRMDLY		0000
<b>SPI1BUF</b>	0248							SPI1 Tra	nsmit and Re	SPI1 Transmit and Receive Buffer Register	r Register							0000
Legend:	x = nnk	nown value	on Reset, -	- = unimple	mented, r.	ead as '0'. I	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	are showr	in hexaded	cimal.								
IABLE 4-31: SPIZ REGISTER MAP	-31:	SPIZ RI		K MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets

SPI2CON1         0262         -         -         DISSCK         DISSCK			r Register	eceive Buffe	nsmit and R	SPI2 Transm							0268	SPI2BUF
DISSCK DISSDO MODE16 SMP CKE SSEN CKP MSTEN			Ι			Ι		Ι		FRMPOL	SPIFSD	FRMEN	0264	<b>SPI2CON2</b>
	SPRE<2:0>	MSTEN	СКР	SSEN	CKE	SMP	MODE16				Ι	Ι	0262	SPI2CON1

SPISIDL

SPIEN

0260

**SPI2STAT** 

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: 5 a v

查道	JdsP	PIC	33	FJ	64	GS	60	)6(	<u>Ħ</u>		<u>5</u>		1		1	1	1	1	1				1						1						<u> </u>
	All Resets	0003	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX										
	Bit 0		PCFG0	PCFG16	PORDY	I																													
NLY	Bit 1	ADCS<2:0>	PCFG1	PCFG17	P1RDY																														
CES O	Bit 2	A	PCFG2	PCFG18	P2RDY		TRGSRC0<4:0>	TRGSRC2<4:0>	TRGSRC4<4:0>	TRGSRC6<4:0>	TRGSRC8<4:0>	TRGSRC10<4:0>	TRGSRC12<4:0>																						
0 DEVI	Bit 3	I	PCFG3	PCFG19	P3RDY		TRGSF	TRGSF	TRGSF	TRGSF	TRGSF	TRGSR	TRGSR																						
ER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES ONLY	Bit 4	ASYNCSAMP	PCFG4	PCFG20 F	P4RDY																														
) dsPIC3	Bit 5	SEQSAMP	PCFG5	PCFG21	P5RDY		<b>SWTRG0</b>	SWTRG2	SWTRG4	SWTRG6	SWTRG8	SWTRG10	SWTRG12																						
10 ANE	Bit 6	ORDER	PCFG6	PCFG22	PGRDY		PENDO	PEND2	PEND4	PEND6	PEND8	PEND10	PEND12																						
J32GS6	Bit 7	EIE	PCFG7	PCFG23	P7RDY	5:1>	IRQENO	IRQEN2	IRQEN4	IRQEN6	IRQEN8	IRQEN10	IRQEN12	ADC Data Buffer 0	ADC Data Buffer 1	ADC Data Buffer 2	ADC Data Buffer 3	ADC Data Buffer 4	ADC Data Buffer 5	ADC Data Buffer 6	ADC Data Buffer 7	ADC Data Buffer 8	ADC Data Buffer 9	ADC Data Buffer 10	ADC Data Buffer 11	ADC Data Buffer 12	ADC Data Buffer 13	ADC Data Buffer 14	ADC Data Buffer 15	ADC Data Buffer 16	ADC Data Buffer 17	ADC Data Buffer 18	ADC Data Buffer 19	ADC Data Buffer 20	ADC Data Buffer 21
PIC33F	Bit 8	FORM	PCFG8		P8RDY	ADBASE<15:1>						-		ADC Da	ADC Dat																				
OR ds	Bit 9	1	PCFG9		P9RDY	4						۸																							
S MAP F	Bit 10	GSWTRG	PCFG10		P10RDY		RGSRC1<4:0>	RGSRC3<4:0>	RGSRC5<4:0>	RGSRC7<4:0>	RGSRC9<4:0>	RGSRC11<4:0>																							ADC Data Buffe
	Bit 11		PCFG11		P11RDY		TRG	TRG	TRG	TRG	TRG	TRG																							
ADC RE	Bit 12	SLOWCLK	PCFG12		P12RDY								I																						
HIGH-SPEED 10-BIT ADC REGIST	Bit 13	ADSIDL 8	PCFG13	I	1		SWTRG1	SWTRG3	SWTRG5	SWTRG7	SWTRG9	SWTRG11	I																						036A
SPEED	Bit 14		PCFG14		I		PEND1	PEND3	PEND5	PEND7	PEND9		1																						
HIGH-	Bit 15	ADON	PCFG15 F		I		IRQEN1	IRQEN3	IRQEN5	IRQEN7	IRQEN9	IRQEN11 PEND11	1																						
32:	SFR Addr	0300	0302	0304	0306	0308	030A	030C	030E	0310	0312	0314	0316	0340	0342	0344	0346	0348	034A	034C	034E	0350	0352	0354	0356	0358	035A	035C	035E	0360	0362	0364	0366	0368	036A
TABLE 4-32:	SFR Name	ADCON	ADPCFG	ADPCFG2	ADSTAT	ADBASE	ADCPC0	ADCPC1	ADCPC2	ADCPC3	ADCPC4	ADCPC5	ADCPC6	ADCBUF0	ADCBUF1	ADCBUF2	ADCBUF3	ADCBUF4	ADCBUF5	<b>ADCBUF6</b>	ADCBUF7	ADCBUF8	ADCBUF9	ADCBUF10	ADCBUF11	ADCBUF12	ADCBUF13	ADCBUF14	ADCBUF15	ADCBUF16	ADCBUF17	ADCBUF18	ADCBUF19	ADCBUF20	ADCBUF21

DS70591C-page 84

查询da		331	FJ(	64(	GS	606供应商
NUED)	All Resets	XXXX	XXXX	XXXX	XXXX	
CONTIN	Bit 0					
) γυμγ ((	Bit 1					
/ICES 0	Bit 2					
10 DEV	Bit 3					
TER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES ONLY (CONTINUED)	Bit 4					
) dsPIC3	Bit 5					
610 ANE	Bit 6	2	3	4	5	
FJ32GS	Bit 7	ADC Data Buffer 22	ADC Data Buffer 23	ADC Data Buffer 24	ADC Data Buffer 25	adecimal.
sPIC33	Bit 8	ADC D	ADC D	ADC D	ADC D	wn in hex:
FOR d	Bit 9					ues are sho
R MAP	Bit 10					'0'. Reset values are shown in hexadecimal
	Bit 11					read as '0'.
ADC RI	Bit 12					plemented,
0 10-BIT	Bit 13					x = unknown value on Reset, — = unimplemented, read as
-SPEEI	Bit 14					ue on Res
HIGH	Bit 15					lav nwonkr
-32:	SFR Addr	036C	036E	0370	0372	x = ur
TABLE 4-32: HIGH-SPEED 10-BIT ADC REGIS	SFR Name	ADCBUF22	ADCBUF23 036E	ADCBUF24 0370	ADCBUF25 0372	Legend:

查道	IdsP	9IC	33	FJ	64	GS	60	)6(	共区	ÌZR	氢		1	T														1	1			
	All Resets	0003	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	XXXX	хххх	XXXX	XXXX	хххх	хххх	XXXX													
	Bit 0	•	PCFG0	PCFG16	PORDY	I																										
	Bit 1	ADCS<2:0>	PCFG1	PCFG17	P1RDY		•			•	•	^																				
ICES	Bit 2	1	PCFG2		P2RDY		TRGSRC0<4:0>	TRGSRC2<4:0>	TRGSRC4<4:0>	TRGSRC6<4:0>	TRGSRC8<4:0>	TRGSRC12<4:0>																				
08 DEV	Bit 3	I	PCFG3	Ι	P3RDY		TRG	TRG	TRG	TRG	TRG	TRGS																				
EK MAP FOK dSPIC33FJ32GS608 AND dSPIC33FJ64GS608 DEVICES	Bit 4	ASYNCSAMP	PCFG4	Ι	P4RDY																											
aspicaa	Bit 5	SEQSAMP	PCFG5	Ι	P5RDY		<b>SWTRG0</b>	SWTRG2	SWTRG4	SWTRG6	SWTRG8	SWTRG12																				
8 AND	Bit 6	ORDER	PCFG6	I	P6RDY		PEND0	PEND2	PEND4	PEND6	PEND8	PEND12																				
1925290	Bit 7	EIE	PCFG7	Ι	P7RDY		IRQEN0	<b>IRQEN2</b>	IRQEN4	IRQEN6	IRQEN8	IRQEN12	3uffer 0	3 uffer 1	3 uffer 2	3uffer 3	3 uffer 4	3 uffer 5	3 uffer 6	3 uffer 7	3 uffer 8	3 uffer 9	uffer 10	uffer 11	uffer 12	uffer 13	uffer 14	uffer 15	uffer 16	uffer 17	uffer 24	uffer 25
C33FJ3	Bit 8	FORM	PCFG8	1	P8RDY	ADBASE<15:1>					I	I	ADC Data Buffer 0	ADC Data Buffer 1	ADC Data Buffer 2	ADC Data Buffer 3	ADC Data Buffer 4	ADC Data Buffer 5	ADC Data Buffer 6	ADC Data Buffer 7	ADC Data Buffer 8	ADC Data Buffer 9	ADC Data Buffer 10	ADC Data Buffer 11	ADC Data Buffer 12	ADC Data Buffer 13	ADC Data Buffer 14	ADC Data Buffer 15	ADC Data Buffer 16	ADC Data Buffer 17	ADC Data Buffer 24	ADC Data Buffer 25
K dSPI	Bit 9	I	PCFG9		I	ADB	•			•	Ι					1		1		1	1	1	A	A	A	A	A	A	A	∢	A	A
	Bit 10	GSWTRG	PCFG10	1	1		TRGSRC1<4:0>	TRGSRC3<4:0>	TRGSRC5<4:0>	TRGSRC7<4:0>	1																					
	Bit 11		PCFG11		I		TRO	TRO	TRO	TRO	I																					
	Bit 12	SLOWCLK	PCFG12	I	P12RDY						I	I																				
0-511 4	Bit 13	ADSIDL	PCFG13	I	1		SWTRG1	SWTRG3	SWTRG5	SWTRG7	I	I																				
HIGH-SPEED 10-BIT ADC REGIST	Bit 14	1	PCFG14	1			PEND1	PEND3	PEND5	PEND7	I	I																				
N-HOH	Bit 15	ADON	PCFG15	I	I		IRQEN1	IRQEN3	IRQEN5	IRQEN7	Ι	Ι																				
33:	SFR Addr	0300	0302	0304	0306	0308	030A	030C	030E	0310	0312	0316	0340	0342	0344	0346	0348	034A	034C	034E	0350	0352	0354	0356	0358	035A	035C	035E	0360	0362	0370	0372
TABLE 4-33:	SFR Name	ADCON	ADPCFG	ADPCFG2	ADSTAT	ADBASE	ADCPC0	ADCPC1	ADCPC2	ADCPC3	ADCPC4	ADCPC6	ADCBUF0	ADCBUF1	ADCBUF2	ADCBUF3	ADCBUF4	ADCBUF5	ADCBUF6	ADCBUF7	ADCBUF8	ADCBUF9	ADCBUF10 0354	ADCBUF11	ADCBUF12	ADCBUF13	ADCBUF14	ADCBUF15	ADCBUF16	ADCBUF17	ADCBUF24	ADCBUF25

DS70591C-page 86

### 查询dsPIC33FJ64GS606供应商

TABLE 4-34:	-34:	HIGH	-SPEE	D 10-BI	HIGH-SPEED 10-BIT ADC REG		ER MAP	FOR d	IsPIC33	3FJ32G	3406/60	6 AND d	STER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	34GS40	6/606 D	EVICES		
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON		ADSIDL	SLOWCLK		GSWTRG		FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP			ADCS<2:0>		0003
ADPCFG	0302	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	I			P12RDY	I	I			P7RDY	PGRDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	PORDY	0000
ADBASE	0308								ADBASE<15:1>	<15:1>								0000
ADCPC0	030A	IRQEN1	PEND1	SWTRG1		TR(	TRGSRC1<4:0>	~		<b>IRQENO</b>	PEND0	<b>SWTRG0</b>		TRG	TRGSRC0<4:0>	~		0000
ADCPC1	030C	<b>IRQEN3</b>	PEND3	SWTRG3		TRC	TRGSRC3<4:0>	~		<b>IRQEN2</b>	PEND2	SWTRG2		TRG:	rrgsrc2<4:0>	^		0000
ADCPC2	030E	IRQEN5	PEND5	SWTRG5		TRC	TRGSRC5<4:0>	^		IRQEN4	PEND4	SWTRG4		TRG:	TRGSRC4<4:0>	۸		0000
ADCPC3	0310	IRQEN7	PEND7	SWTRG7		TR(	TRGSRC7<4:0>			IRQEN6	PEND6	SWTRG6		TRG:	TRGSRC6<4:0>	~		0000
ADCPC6	0316		Ι				I	Ι		IRQEN12	PEND12	SWTRG12		TRGS	TRGSRC12<4:0>	Δ		0000
ADCBUF0	0340								ADC I	ADC Data Buffer	0							хххх
ADCBUF1	0342								ADC I	ADC Data Buffer 1	1							хххх
ADCBUF2	0344								ADC I	ADC Data Buffer 2	2							хххх
ADCBUF3	0346								ADC I	ADC Data Buffer	3							XXXX
ADCBUF4	0348								ADC I	ADC Data Buffer 4	4							хххх
<b>ADCBUF5</b>	034A								ADC I	ADC Data Buffer 5	5							хххх
<b>ADCBUF6</b>	034C								ADC I	ADC Data Buffer 6	6							хххх
ADCBUF7	034E								ADC I	ADC Data Buffer 7	7							хххх
ADCBUF8	0350								ADC I	ADC Data Buffer 8	8							хххх
ADCBUF9	0352								ADC I	ADC Data Buffer 9	6							хххх
ADCBUF10	0354								ADC E	ADC Data Buffer 10	10							хххх
ADCBUF11	0356								ADC E	ADC Data Buffer 11	11							хххх
ADCBUF12	0358								ADC E	ADC Data Buffer 12	12							хххх
ADCBUF13 035A	035A								ADC E	ADC Data Buffer 13	13							хххх
ADCBUF14	035C								ADC E	ADC Data Buffer 14	14							хххх
ADCBUF15	035E								ADC E	ADC Data Buffer 15	15							XXXX
ADCBUF24	0370								ADC E	ADC Data Buffer 24	24							XXXX
ADCBUF25	0372								ADC E	ADC Data Buffer 25	25							XXXX
Legend:	un = x	known vali	ue on Res	et, — = unii	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	, read as '(	o'. Reset val	ues are sh	iown in hex	xadecimal.								

 $\ensuremath{\textcircled{}^\circ}$  2010 Microchip Technology Inc.

<b>TABLE 4-35</b> :	-35:	DMA	REGIS	DMA REGISTER MAP	۲.													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Hapersets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	1	1	1	Ι		AMODE<1:0>	<1:0>		I	MODE<1:0>		0000
DMA0REQ	0382	FORCE	I	I		I	I	I	1	I			IRG	RQSEL<6:0>				007F
DMA0STA	0384								ST	STA<15:0>								0000
DMA0STB	0386								ST	STB<15:0>								0000
DMA0PAD	0388								PA	PAD<15:0>								0000
<b>DMA0CNT</b>	038A	Ι	Ι	Ι	Ι	Ι	Ι					CNT<9:0>	:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	Ι	Ι	Ι	Ι	Ι	AMODE<1:0>	<1:0>	Ι	Ι	MODE<1:0>	<1:0>	0000
DMA1REQ	038E	FORCE	I	I		I	I	I	1	I			IRG	RQSEL<6:0>				007F
DMA1STA	0390								ST	STA<15:0>								0000
DMA1STB	0392								ST	STB<15:0>								0000
DMA1PAD	0394								PA	PAD<15:0>								0000
<b>DMA1CNT</b>	0396			I		I						CNT<9:0>	<0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	I	AMODE<1:0>	<1:0>			MODE<1:0>	<1:0>	0000
DMA2REQ	039A	FORCE	Ι			1	1	1					IRG	RQSEL<6:0>				007F
DMA2STA	039C								ST	STA<15:0>								0000
DMA2STB	039E								ST	STB<15:0>								0000
DMA2PAD	03A0								PA	PAD<15:0>								0000
DMA2CNT	03A2		I	I		I						CNT<9:0>	<0:					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	Ι			Ι	Ι	AMODE<1:0>	<1:0>			MODE<1:0>	<1:0>	0000
DMA3REQ	03A6	FORCE		Ι	Ι	Ι	Ι			Ι			IRG	RQSEL<6:0>				007F
DMA3STA	03A8								ST	STA<15:0>								0000
DMA3STB	03AA								ST	STB<15:0>								0000
DMA3PAD	03AC								PA	PAD<15:0>								0000
DMA3CNT	03AE	Ι	Ι	Ι	Ι	Ι	Ι					CNT<9:0>	:0>					0000
DMACSO	03E0					PWCOL3	PWCOL2	PWCOL2 PWCOL1 PWCOL0	<b>PWCOL0</b>		I			XWCOL3	XWCOL3 XWCOL2 XWCOL1		XWCOL0	0000
DMACS1	03E2						LSTCH<3:0>	<3:0>		I	I	I	I	PPST3	PPST2	PPST1	PPST0	0F00
DSADR	03E4								DSA	DSADR<15:0>								0000
Legend:	un =	implemen	ted, read a	is '0'. Reset	values are	= unimplemented, read as '0'. Reset values are shown in hexadecimal	exadecima											

### 查询dsPIC33FJ64GS606供应商

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608	5/610
---	-------

<b>TABLE 4-36:</b>		CAN1 F	REGISTE	ER MAP	WHEN	C1CTR	ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1	= 0 <b>OR</b>	1									-
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0090	Ι	Ι	CSIDL	ABAT	1	RE	REQOP<2:0>		OPM	OPMODE<2:0>			CANCAP	I	I	MIN	0480
C1CTRL2	0602	Ι	Ι	Ι	Ι	I	Ι	Ι		I				D	DNCNT<4:0>			0000
C1VEC	0604	Ι	Ι	Ι		Ē	FILHIT<4:0>			Ι				CODE <6:0>	^			0000
C1FCTRL	0606	Δ	DMABS<2:0>	^		I	I	I		I		I		4	FSA<4:0>			0000
C1FIFO	0608	Ι	Ι			FBP<5:0>	5:0>			I				FNRB<5:0>	<5:0>			0000
C1INTF	060A	Ι	Ι	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	Ι	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	060C	Ι	Ι	Ι	Ι	I	Ι	Ι		IVRIE	WAKIE	ERRIE	Ι	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	060E				TERRCNT<7:0>	IT<7:0>							RERRCNT<7:0>	T<7:0>				0000
C1CFG1	0610	Ι	Ι	Ι	Ι	Ι	Ι	Ι		SJW<1:0>	<0>			BRP<5:0>	:5:0>			0000
C1CFG2	0612	Ι	WAKFIL	Ι	Ι	Ι	SE	SEG2PH<2:0>	^	<b>SEG2PHTS</b>	SAM	SE	SEG1PH<2:0>	-0	ΡF	PRSEG<2:0>		0000
C1FEN1	0614	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5 FLTEN4	FLTEN4	FLTEN3	<b>FLTEN2</b>	FLTEN1	FLTENO	FFFF
C1FMSKSEL1	0618	F7MSF	F7MSK<1:0>	F6MSK<1:0>	<1:0>	F5MSF	F5MSK<1:0>	F4MSK<1:0>	<<1:0>	F3MSK<1:0>	1:0>	F2MSK<1:0>	<1:0>	F1MSK<1:0>	<1:0>	F0MSK<1:0>	<1:0>	0000
C1FMSKSEL2	061A	F15MS	F15MSK<1:0>	F14MSK<1:0>	<<1:0>	F13MS	F13MSK<1:0>	F12MS	F12MSK<1:0>	F11MSK<1:0>	:1:0>	F10MSK<1:0>	<<1:0>	F9MSK<1:0>	<1:0>	F8MSK<1:0>	<1:0>	0000
Legend: —	- = unim	= unimplemented, read as '0'. Reset values are sh	read as '0'.	Reset value	s are show	iown in hexadecimal.	scimal.											

Ч	
Ř	
0	
П	
Z	
Ś	
2	
Ë	
5	
Z	
ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1	
~	
ИАF	
Ř	
STE	
Щ СШ СШ	
<u>–</u>	
CAN	
ш	l
õ	

ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0600- 061E							See	definition	See definition when WIN = $x$	×							
C1RXFUL1	0620	<b>RXFUL15</b>	RXFUL14	RXFUL13	RXFUL15 RXFUL14 RXFUL13 RXFUL12 RXFUL11 RXFUL10 RXFUL9	RXFUL11	RXFUL10		<b>RXFUL8</b>	<b>RXFUL7</b>	<b>RXFUL6</b>	RXFUL5 RXFUL4 RXFUL3	<b>RXFUL4</b>		<b>RXFUL2</b>	RXFUL1	<b>RXFUL0</b>	0000
C1RXFUL2	0622	<b>RXFUL31</b>	RXFUL30	RXFUL29	<b>RXFUL28</b>	RXFUL27	RXFUL26	RXFUL25 RXFUL24		RXFUL23		RXFUL22 RXFUL21	RXFUL20	<b>RXFUL19</b>	RXFUL18	<b>RXFUL17</b>	RXFUL16	0000
C1RXOVF1	0628	RXOVF15	<b>RXOVF14</b>	RXOVF13	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9 RXOVF8	RXOVF11	RXOVF10	<b>RXOVF9</b>	<b>RXOVF8</b>	<b>RXOVF7</b>	<b>RXOVF6</b>	RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2	<b>RXOVF4</b>	<b>RXOVF3</b>	<b>RXOVF2</b>	<b>RXOVF1</b>	<b>RXOVF0</b>	0000
C1RXOVF2	062A	RXOVF31	RXOVF30	RXOVF29	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	RXOVF27	<b>RXOVF26</b>	RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21	RXOVF24	RXOVF23	<b>RXOVF22</b>	RXOVF21	RXOVF20 RXOVF19 RXOVF18	RXOVF19	RXOVF18	RXOVF17 RXOVF16	RXOVF16	0000
C1TR01CON 0630	0630	<b>TXEN1</b>	TXABT1	TXABT1 TXLARB1	TXERR1	TXREQ1	<b>RTREN1</b>	TX1PRI<1:0>	l<1:0>	TXEN0	<b>TXABT0</b>	TXABT0 TXLARB0	<b>TXERR0</b>	<b>TXREQ0</b>	RTRENO	TX0PRI<1:0>	l<1:0>	0000
C1TR23CON	0632	<b>TXEN3</b>	TXABT3	<b>TXLARB3</b>	<b>TXERR3</b>	<b>TXREQ3</b>	<b>RTREN3</b>	<0:1>IN3PRI<1:0>	l<1:0>	<b>TXEN2</b>	TXABT2	<b>TXLARB2</b>	TXERR2	TXREQ2	<b>RTREN2</b>	TX2PRI<1:0>	l<1:0>	0000
C1TR45CON 0634	0634	<b>TXEN5</b>	TXABT5	TXABT5 TXLARB5	<b>TXERR5</b>	<b>TXREQ5</b>	<b>RTREN5</b>	TX5PRI<1:0>	l<1:0>	TXEN4	TXABT4	TXABT4 TXLARB4	TXERR4	TXREQ4	<b>RTREN4</b>	TX4PRI<1:0>	l<1:0>	0000
C1TR67CON	0636	<b>TXEN7</b>	TXABT7	<b>TXLARB7</b>	TXERR7	TXREQ7	<b>RTREN7</b>	TX7PRI<1:0>	l<1:0>	TXEN6	<b>TXABT6</b>	<b>TXLARB6</b>	TXERR6	<b>TXREQ6</b>	<b>RTREN6</b>	TX6PRI<1:0>	l<1:0>	0000
C1RXD	0640								Received Data Word	<b>Data Word</b>								XXXX
C1TXD	0642								Transmit Data Word	ata Word								XXXX
Legend:	x = unkr	own value	on Reset, -	— = unimpl∈	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ad as '0'. R	eset values	are shown	in hexadec	imal.								

0600- 061E	Addr Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 B	Bit 0 Re	All Resets
	<u></u>							see definit	See definition when WIN	NI = x							
C1BUFPNT1 0620	c	F3BP<3:0>	<3:0>			F2BP<3:0>	<3:0>			F1BP<3:0>	:3:0>			F0BP<3:0>	:3:0>	ō	0000
C1BUFPNT2 0622	2	F7BP<3:0>	<3:0>			F6BP<3:0>	<3:0>			F5BP<3:0>	:3:0>			F4BP<3:0>	:3:0>	ō	0000
C1BUFPNT3 0624	4	F11BP<3:0>	<3:0>			F10BP<3:0>	<3:0>			F9BP<3:0>	:3:0>			F8BP<3:0>	:3:0>	ō	0000
C1BUFPNT4 0626	S	F15BP<3:0>	<3:0>			F14BP<3:0>	<3:0>			F13BP<3:0>	<3:0>			F12BP<3:0>	<3:0>	ō	0000
C1RXM0SID 0630	0			SID<	SID<10:3>					SID<2:0>		Ι	MIDE	Ι	EID<17:16>		XXXX
C1RXM0EID 0632	2			EID	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXM1SID 0634	4			SID<	SID<10:3>					SID<2:0>		Ι	MIDE	Ι	EID<17:16>		XXXX
C1RXM1EID 0636	3			EID<	EID<15:8>							EID<7:0>	7:0>			×	XXXX
C1RXM2SID 0638	3			SID<	SID<10:3>					SID<2:0>		Ι	MIDE	I	EID<17:16>		XXXX
C1RXM2EID 063A	4			EID	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF0SID 0640	C			SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	I	EID<17:16>		XXXX
C1RXF0EID 0642	2			EID<	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF1SID 0644	4			SID	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>		XXXX
C1RXF1EID 0646	3			EID<	EID<15:8>							EID<7:0>	7:0>			x	XXXX
C1RXF2SID 0648	8			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF2EID 064A	4			EID<	EID<15:8>							EID<7:0>	7:0>			x	XXXX
C1RXF3SID 064C	0			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF3EID 064E	U1			EID<	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF4SID 0650	C			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF4EID 0652	2			EID<	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF5SID 0654	4			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF5EID 0656	2			EID<15:8>	15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF6SID 0658	8			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF6EID 065A	4			EID<	EID<15:8>							EID<7:0>	7:0>			X	xxxx
C1RXF7SID 065C	0			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF7EID 065E				EID<	EID<15:8>							EID<7:0>	7:0>			x	XXXX
C1RXF8SID 0660	C			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF8EID 0662	2			EID<	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF9SID 0664	4			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF9EID 0666	2			EID<	EID<15:8>							EID<7:0>	7:0>			X	XXXX
C1RXF10SID 0668	8			SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<17:16>		XXXX
C1RXF10EID 066A	£			EID<	EID<15:8>							EID<7:0>	7:0>			x	XXXX
C1RXF11SID 066C	0			SID<	SID<10:3>					SID<2:0>		1	EXIDE	Ι	EID<17:16>		XXXX

DS70591C-page 90

© 2010 Microchip Technology Inc.

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

### 查询dsPIC33FJ64GS606供应商 All Resets XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 0 ä EID<17:16> EID<17:16> EID<17:16> EID<17:16> Bit 1

T

EXIDE

SID<2:0>

EID<7:0>

1

EXIDE

SID<2:0>

EID<7:0>

EID<7:0>

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

Bit 8

Bit 9

Bit 10

Bit 11

Bit 12

Bit 13

Bit 14

Bit 15

Addr

066E 0670 0672 0674 0676 0678 0678

File Name C1RXF11EID SID<10:3> EID<15:8> SID<10:3> EID<15:8>

EID<15:8>

XXXX

T

EXIDE

L

SID<2:0>

EID<7:0>

EID<7:0>

EXIDE

SID<2:0>

SID<10:3>

TABLE 4-38: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (CONTINUED)

C1RXF15EID 067E EID<15:8> EID<15:8> EID<15:8 = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SID<10:3>

EID<15:8>

C1RXF12SID C1RXF12EID C1RXF13SID C1RXF13SID C1RXF13EID C1RXF14EID C1RXF14EID C1RXF15SID

### 查询dsPIC33FJ64GS606供应商

	2 Bit 1 Bit 0 Resets	CMPPOL RANGE	BIT BIT BIT 0 CMPPOL RANGE	BIT BIT 0 CMPPOL RANGE CMPPOL RANGE	Bit 1 Bit 0 CMPPOL RANGE CMPPOL RANGE	Bit 1 Bit 0 CMPPOL RANGE CMPPOL RANGE	Bit 1 Bit 0 CMPPOL RANGE CMPPOL RANGE CMPPOL RANGE	Bit 1 Bit 0 CMPPOL RANGE CMPPOL RANGE CMPPOL RANGE CMPPOL RANGE
Bit 3 Bit 2		CMPSTAT —						
Bit 5 Bit 4		EXTREF —	Ŭ L	ц ц Ц	l	l i i i i i i i i i i i i i i i i i i i	l i i i i i i i i i i i i i i i i i i i	
Bit 7 Bit 6		INSEL<1:0> EXTREF			INSEL<1:0> INSEL<1:0>	INSEL<1:0> INSEL<1:0> INSEL<1:0>	INSEL<1:0> INSEL<1:0> INSEL<1:0>	INSEL<1:0> INSEL<1:0> INSEL<1:0> INSEL<1:0> INSEL<1:0>
Bit 9 Bit 8		- DACOE	- DACOE		DACOE	DACOE	DACOE	DACOE DACOE DACOE DACOE
Bit 10			1					
Bit 11			1					
Bit 12			1					
Bit 13	CMPSIDI			CMPSIDL	CMPSIDL	CMPSIDL	CMPSIDL CMPSIDL	CMPSIDL CMPSIDL CMPSIDL
Bit 14			1					
Bit 15	CMPON							
e ADR	0540							
File Name	CMPCON1		CMPDAC1	CMPDAC1 CMPCON2	CMPDAC1 CMPCON2 CMPDAC2	CMPDAC1 CMPCON2 CMPDAC2 CMPCON3	CMPDAC1 CMPCON2 CMPDAC2 CMPDAC2 CMPDAC3	CMPDAC1 CMPCON2 CMPDAC2 CMPDAC3 CMPDAC3 CMPDAC3

# PORTA REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES **TABLE 4-40:**

SFR Name	SFR Addr	Bit 15	Bit 15 Bit 14 Bit 13	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ll –	02C0	TRISA15	TRISA 02C0 TRISA15 TRISA14	1	1		TRISA10 TRISA9	TRISA9	1	TRISA7	TRISA7 TRISA6	TRISA5	TRISA4	TRISA4 TRISA3	TRISA2	TRISA1	<b>TRISA0</b>	CGFF
	02C2	PORTA 02C2 RA15	RA14	1	1	I	RA10	RA9	I	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
	02C4	_ATA 02C4 LATA15 LATA14	LATA14	I	I	I	LATA10 LATA9	LATA9	I	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	0000
	02C6	ODCA15	ODCA 02C6 ODCA15 ODCA14	I	I	I	ODCA10 ODCA9	ODCA9	I	I	I	ODCA5	ODCA4	I	I	ODCA1	ODCA1 ODCA0	0000
Legend:	×=	unknown v:	alue on Res	tet, = uni	mplemented	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	'. Reset val	ues are sho	own in hex;	adecimal.								

# PORTA REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES TABLE 4-41:

		5								<b>D</b>								
SFR Name	SFR Addr	Bit 15	SFR SFR Bit 15 Bit 14 Bit 13 Bit 12 Vame Addr	Bit 13	Bit 12	Bit 11	Bit 10	Bit 10 Bit 9 Bit 8		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA 02C0 TRISA15 TRISA14			Ι	TRISA10 TRISA9	TRISA9		Ι		1						C600
PORTA	02C2	PORTA 02C2 RA15 RA14	RA14	Ι		Ι	RA10	RA9	I	I	-			I	Ι			XXXX
LATA	02C4	_ATA 02C4 LATA15 LATA14	LATA14	I	I	Ι	LATA10 LATA9	LATA9	I	I	-			I	Ι			0000
ODCA	02C6	ODCA15	ODCA 02C6 ODCA15 ODCA14	I	I	Ι	ODCA10 ODCA9	ODCA9	I	Ι	-	-			Ι			0000
Legend:	= x	unknown v	alue on Res	set, — = uni	implemente	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	)'. Reset val	ues are shu	own in hex	adecimal.								

	AII Resets	FFF	xxxx	0000		 	All Resets	FOLE	XXXX	0000		All Resets	F006	XXXX	0000		All Resets	F000	XXXX	0000
		_	X					0 H	XX	00			FO	XX	00		A Re:	FO	XX	00
	Bit 0	TRISB0	RB0	LATB0			Bit 0	Ι				Bit 0	Ι		Ι		Bit 0	Ι		
	Bit 1	TRISB1	RB1	LATB1			Bit 1	TRISC1	RC1	LATC1		Bit 1	TRISC1	RC1	LATC1		Bit 1	I		1
	Bit 2	TRISB2	RB2	LATB2			Bit 2	TRISC2	RC2	LATC2		Bit 2	TRISC2	RC2	LATC2		Bit 2	I	I	1
	Bit 3	TRISB3	RB3	LATB3			Bit 3	TRISC3	RC3	LATC3		Bit 3				ICES	Bit 3			1
	Bit 4	TRISB4	RB4	LATB4		ICES	Bit 4	TRISC4	RC4	LATC4	ICES	Bit 4	1			ad as '0'. Reset values are shown in hexadecimal. dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	Bit 4	1		1
	Bit 5	TRISB5	RB5	LATB5		dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES	Bit 5	1	-	-	ad as '0'. Reset values are shown in hexadecimal. dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES	Bit 5	Ι			GS406/6	Bit 5			
	Bit 6	TRISB6	RB6	LATB6		J64GS6	Bit 6	Ι	Ι	Ι	J64GS6	Bit 6				33FJ64	Bit 6			
	Bit 7	TRISB7	RB7	LATB7	ecimal.	PIC33F	Bit 7	Ι	Ι	Ι	ecimal. PIC33F	Bit 7	I			ecimal. ) dsPIC	Bit 7			Ι
	Bit 8	TRISB8	RB8	LATB8	n in hexad	ND ds	Bit 8	Ι	Ι	Ι	n in hexad	Bit 8	Ι		Ι	n in hexad	Bit 8			
	Bit 9	TRISB9	RB9	LATB9	s are show	S610 A	Bit 9	Ι	Ι	Ι	s are show S608 A	Bit 9	I			s are show \$ <b>\$406/6</b>	Bit 9	I		Ι
	Bit 10	TRISB10	RB10	LATB10	teset value	3FJ32G	Bit 10	Ι	Ι	Ι	keset value: 3FJ32G	Bit 10	Ι			keset value: 3FJ32G	Bit 10			1
	Bit 11	TRISB11	RB11	LATB11	ead as '0'. F	-	Bit 11	Ι	-	-	dsPIC3	Bit 11	Ι		Ι	aad as '0'. F dsPIC3	Bit 11	I		I
AP	Bit 12	TRISB12 1	RB12	LATB12	lemented, re	AP FOR	Bit 12	TRISC12	RC12	LATC12	AP FOR	Bit 12	TRISC12	RC12	LATC12	AP FOR	Bit 12	TRISC12	RC12	LATC12
PORTB REGISTER MAP	Bit 13	TRISB13 1	RB13	LATB13	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	PORTC REGISTER MAP FOR	Bit 13	TRISC13	RC13	LATC13	<ul> <li>x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.</li> <li>44: PORTC REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC3</li> </ul>	Bit 13	TRISC13	RC13	LATC13	<ul> <li>x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.</li> <li>PORTC REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsF</li> </ul>	Bit 13	TRISC13	RC13	LATC13
B REG	Bit 14	TRISB14	RB14	LATB14	le on Reset	C REGI	Bit 14	TRISC14	RC14	LATC14	Le on Reset C REGI	Bit 14	TRISC14	RC14	LATC14	Le on Reset	Bit 14	TRISC14	RC14	LATC14
PORT	Bit 15	TRISB15 1	RB15	LATB15	iknown valt	PORT	Bit 15	<b>TRISC15</b>	RC15	LATC15	PORT	Bit 15	TRISC15	RC15	LATC15	PORT	Bit 15	TRISC15	RC15	LATC15
4-42:	SFR Addr	02C8 7	02CA	02CC	x = ur	4-43:	SFR Addr	02D0	02D2	02D4	x = ur <b>4-44:</b>	SFR Addr	02D0	02D2	02D4	× = ur 4-45:	SFR Addr	02D0	02D2	02D4
TABLE 4-42:	SFR Name	TRISB	PORTB	LATB	Legend:	<b>TABLE 4-43</b> :	SFR Name	TRISC	PORTC	LATC	Legend: x = u TABLE 4-44:	SFR Name	TRISC	PORTC	LATC	Legend: x=1 TABLE 4-45:	SFR Name	TRISC	PORTC	LATC

Bit 0	I	I	Ι
Bit 1		I	
Bit 2	I	I	
Bit 3	I	I	
Bit 4	I	I	
Bit 5	I	1	1
Bit 6	I	I	Ι
Bit 7			-
Bit 8	I	Ι	Ι
Bit 9	I	Ι	
Bit 10	I	I	
Bit 11	I	I	Ι
Bit 12	TRISC12	RC12	LATC12
Bit 13	TRISC13	RC13	LATC13
Bit 15 Bit 14	-+	RC14	LATC15 LATC14 LATC13
Bit 15	TRISC15 TRISC14	3C15	LATC15
SFR Addr	02D0	02D2 F	02D4
SFR Name	TRISC	PORTC	LATC

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

### dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

查询dsPIC33FJ64GS606供应商

查	洵dsl	1	C3:		ĺ	4GS	606	6供应	í – – – – – – – – – – – – – – – – – – –					ſ		<u>г</u>		î		I		Π		
	All Resets	FFFF	XXXX	0000	0000				AII Resets	OFFF	XXXX	0000	0000		AII Resets	03FF	XXXX	0000	0000		All Resets	00FF	XXXX	0000
	Bit 0	<b>TRISD0</b>	RD0	LATD0	ODCD0				Bit 0	<b>TRISD0</b>	RD0	LATD0	ODCD0		Bit 0	<b>TRISE0</b>	REO	LATE0	ODCE0		Bit 0	<b>TRISE0</b>	RE0	LATE0
	Bit 1	TRISD1	RD1	LATD1	ODCD1				Bit 1	TRISD1	RD1	LATD1	ODCD1		Bit 1	TRISE1	RE1	LATE1	ODCE1		Bit 1	TRISE1	RE1	LATE1
	Bit 2	TRISD2	RD2	LATD2	ODCD2				Bit 2	TRISD2	RD2	LATD2	ODCD2		Bit 2	TRISE2	RE2	LATE2	<b>ODCE2</b>		Bit 2	TRISE2	RE2	LATE2
ICES	Bit 3	TRISD3	RD3	LATD3	ODCD3			ICES	Bit 3	TRISD3	RD3	LATD3	ODCD3	ICES	Bit 3	TRISE3	RE3	LATE3	ODCE3	CES	Bit 3	<b>TRISE3</b>	RE3	LATE3
310 DEV	Bit 4	TRISD4	RD4	LATD4	ODCD4			306 DEV	Bit 4	TRISD4	RD4	LATD4	ODCD4	310 DEV	Bit 4	TRISE4	RE4	LATE4	ODCE4		Bit 4	TRISE4	RE4	LATE4
GS608/6	Bit 5	TRISD5	RD5	LATD5	ODCD5			GS406/6	Bit 5	TRISD5	RD5	LATD5	ODCD5	GS608/6	Bit 5	TRISE5	RE5	LATE5	<b>ODCE5</b>	GS406/6	Bit 5	TRISE5	RE5	LATE5
IC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES	Bit 6	TRISD6	RD6	LATD6	ODCD6			IC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	Bit 6	TRISD6	RD6	LATD6	ODCD6	0'. Reset values are shown in hexadecimal. IC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES	Bit 6	TRISE6	RE6	LATE6	ODCE6	0'. Reset values are shown in hexadecimal. IC33F.I32GS406/606_AND_dsPIC33F.I64GS406/606_DFVICFS	Bit 6	TRISE6	RE6	LATE6
D dsPIC	Bit 7	TRISD7	RD7	LATD7	0DCD7	decimal.		D dsPIC	Bit 7	TRISD7	RD7	LATD7	0DCD7	decimal. D dsPIC	Bit 7	TRISE7	RE7	LATE7	ODCE7	b dsPIC	Bit 7	TRISE7	RE7	LATE7
610 AN	Bit 8	TRISD8	RD8	LATD8	ODCD8	wn in hexao		606 AN	Bit 8	TRISD8	RD8	LATD8	ODCD8	wn in hexad <b>610 AN</b>	Bit 8	<b>TRISE8</b>	RE8	LATE8		wn in hexad	Bit 8			
GS608/	Bit 9	TRISD9	RD9	LATD9	ODCD9	es are shov		GS406/	Bit 9	TRISD9	RD9	LATD9	ODCD9	es are sho GS608/	Bit 9	TRISE9	RE9	LATE9	I	es are sho	Bit 9	Ι	Ι	Ι
:33FJ32	Bit 10	TRISD10	RD10	LATD10	ODCD10	"0'. Reset values are shown in hexadecimal		:33FJ32	Bit 10	TRISD10	RD10	LATD10	ODCD10	'0'. Reset values are shown in hexadecimal. IC33FJ32GS608/610 AND dsF	Bit 10	I	I			0'. Reset values are shown in hexadecimal. IC33F.I32GS406/606.AND.dsf	Bit 10	-		I
R dsPIC	Bit 11	TRISD11	RD11	LATD11	ODCD11			R dsPIC	Bit 11	TRISD11	RD11	LATD11	ODCD11		Bit 11	I	I				Bit 11	I		I
PORTD REGISTER MAP FOR dsP	Bit 12	TRISD12	RD12	LATD12	ODCD12	= unimplemented, read as		PORTD REGISTER MAP FOR dsP	Bit 12	I				<ul> <li>x = unknown value on Reset, — = unimplemented, read as</li> <li>48: PORTE REGISTER MAP FOR dsP</li> </ul>	Bit 12		I			own value on Reset, — = unimplemented, read as PORTF RFGISTFR MAP FOR dsP	Bit 12			Ι
ISTER I	Bit 13	TRISD13	RD13	LATD13	ODCD13 ODCD12	et, — = unin		ISTER I	Bit 13					et, — = unin ISTER I	Bit 13					et, — = unin ISTFR I	Bit 13			
TD REG	Bit 14	TRISD14	RD14	LATD14	ODCD14	x = unknown value on Reset,		TD REG	Bit 14	I	Ι	Ι	Ι	Iue on Res	Bit 14	I	I			<ul> <li>x = unknown value on Reset, —</li> <li>49. PORTF RFGIST</li> </ul>	Bit 14	I		I
POR <sup>-</sup>	Bit 15	TRISD15	RD15	LATD15	ODCD15	unknown va		POR	Bit 15	I	I	I	I	Inknown va POR	Bit 15	I				Inknown va	Bit 15	1		I
4-46:	SFR Addr	02D8	02DA	02DC	02DE	) = x		4-47:	SFR Addr	02D8	02DA	02DC	02DE	×= ( 4-48:	SFR Addr	02E0	02E2	02E4	02E6	-6 <b>7-7</b>	SFR Addr	02E0	02E2	02E4
<b>TABLE 4-46</b> :	SFR Name	TRISD	PORTD	LATD	ODCD	Legend:		TABLE 4-47:	SFR Name	TRISD	PORTD	LATD	ODCD	Legend: ×= TABLE 4-48:	SFR Name	TRISE	PORTE	LATE	ODCE	Legend: x = TABIF 4-49-	SFR Name	TRISE	PORTE	LATE

DS70591C-page 94

0000

**ODCE0** 

ODCE1

**ODCE2** 

ODCE3

ODCE4

ODCE5

ODCE6

**ODCE7** 

I

T

L

T

L

T

T

02E6

ODCE Legend:

 $\mathbf{x}$  = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610
---

TABLE	4-50:	POR'	TF REG	ISTER <b>N</b>	TABLE 4-50: PORTF REGISTER MAP FOR	dsPIC:	dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES	S610 /	AND ds	PIC33F.	J64GS6	10 DEVI	CES					
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8 Bit 7		Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF 02E8	02E8	I	I	TRISF13 TRISF12	TRISF12	I	I	I	TRISF8	TRISF8 TRISF7 TRISF6	TRISF6	<b>TRISF5</b>	TRISF4	TRISF3	TRISF2	TRISF2 TRISF1 TRISF0	-	30FF
PORTF	02EA			RF13	RF12	1	-	Ι	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02EC	I		LATF13 LATF12	LATF12	I	I	I	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	0000
ODCF	02EE		-	ODCF13 ODCF12	ODCF12	I	I	I	ODCF8	ODCF8 ODCF7	ODCF6	I	I	ODCF3	ODCF2	ODCF1		0000
Legend:	n = x	Inknown va.	lue on Rese	st, — = unin	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	read as '0'.	Reset value	s are shov	vn in hexad	ecimal.								

		-			
	AII Resets	OLFF	XXXX	0000	0000
	Bit 0	<b>TRISF0</b>	RFO	LATFO	Ι
	Bit 2 Bit 1	TRISF1	RF1	LATF1	ODCF1
	Bit 2	TRISF2	RF2	LATF2	ODCF3 ODCF2 ODCF1
	Bit 3	TRISF8 TRISF7 TRISF6 TRISF5 TRISF4 TRISF3 TRISF2 TRISF1 TRISF0	RF3	LATE3 LATE2 LATE1 LATE0	ODCF3
ICES	Bit 4	TRISF4	RF4	LATF4	Ι
08 DEVI	Bit 5	TRISF5	RF5	LATF5	
dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES	Bit 6	TRISF6	RF6	LATF8 LATF7 LATF6 LATF5 LATF4	ODCF8 ODCF7 ODCF6
PIC33F	Bit 7	TRISF7	RF7	LATF7	<b>ODCF7</b>
AND ds	Bit 8	TRISF8	RF8	LATF8	ODCF8
GS608	Bit 9	1			Ι
33FJ32	Bit 10 Bit 9 Bit 8 Bit 7	Ι	-	-	Ι
	Bit 11	Ι	-	-	Ι
AAP FO	Bit 12		—	—	
ISTER N	Bit 13		—	—	-
TF REG	SFR         Bit 15         Bit 14         Bit 13         Bit 12		—	—	
POR'	Bit 15	1			I
4-51:	SFR Addr	02E8	02EA	02EC	02EE
TABLE 4-51: PORTF REGISTER MAP FOR	SFR Name	TRISF 02E8	PORTF 02EA	LATF	ODCF 02EE

TABLE 4-52: PORTF REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES		
4-52: PO	S	
4-52: PO	/ICE	
4-52: PO	Ы	
4-52: PO	606	
4-52: PO	406/	
4-52: PO	4GS	
4-52: PO	FJ6	
4-52: PO	C33	
4-52: PO	ds PI	
4-52: PO	ă	
4-52: PO	<b>J6 A</b>	
4-52: PO	)9/9(	
4-52: PO	3S40	
4-52: PO	<b>J</b> 320	
4-52: PO	33F.	
4-52: PO	E D C D C	
4-52: PO	R ds	
4-52: PO	0 L	
4-52: PO	MAP	
4-52: PO	ER	
4-52: PO	SIST	
4-52: PO	КЩ	
4-52: PO	ЧТГ	
4	D O O	
4	ä	
TABLE	4-5	
₽∟	BLE	
	Ā	

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	SFR SFR Bit 15 Bit 14 Bit 13 Bit 12 Name Addr	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
TRISF 02E8	02E8										TRISF6	TRISF5	TRISF4	TRISF3	TRISF2 TRISF1	TRISF1	<b>TRISFO</b>	007F
PORTF 02EA	02EA	I	Ι	I	1	I	1	I	I	I	RF6	RF5	RF4	RF3	RF2	RF1	RFO	XXXX
LATF	02EC	Ι	Ι		Ι	I	Ι		I		LATF6	LATF5	LATF4	LATF3	LATF2	LATF2 LATF1 LATF0	LATF0	0000
ODCF 02EE	02EE	Ι	Ι		Ι	I	Ι		I		0DCF6			ODCF3	ODCF2	ODCF1	Ι	0000
Legend:		unknown ve	Ilue on Rest	ət, — = unin	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	read as '0'.	as '0'. Reset values are shown in hexadecimal	es are show	vn in hexac	decimal.								

TABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVIC	CES
ABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33	ШŇ
ABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33	GS610
ABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPI	33FJ64
ABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ32GS610 AN	dsPIC
ABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ32GS6	0 AN
ABLE 4-53: PORTG REGISTER MAP FOR dsPIC33FJ	GS6
ABLE 4-53: PORTG REGISTER MAP FOR dsP	2
ABLE 4-53: PORTG REGISTER MAP FO	dsP
ABLE 4-53: PORTG REGISTER	AP FO
ABLE 4-53: PORTG REGIS	≌
ABLE 4-53: POR	EGIS
ABLE 4-	<b>N</b>
	ABLE 4-

SFR SFR Name Addr	SFR Addr		Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
TRISG	02F0	TRISG15	TRISG 02F0 TRISG15 TRISG14 TRISG13 TRISG12	TRISG13	TRISG12	I	I	TRISG9	TRISG9 TRISG8 TRISG7 TRISG6	TRISG7	TRISG6	I	I	TRISG3	TRISG2 TRISG1 TRISG0	TRISG1		F3CF
PORTG	02F2	RG15	PORTG 02F2 RG15 RG14 RG13 RG12	RG13	RG12	I	-	69X	RG8	RG7	RG6	Ι	Ι	RG3	RG2	RG1	RG0	XXXX
LATG	02F4	LATG15	LATG 02F4 LATG15 LATG14 LATG13 LATG12	LATG13	LATG12	I		LATG9	LATG9 LATG8 LATG7 LATG6	LATG7	LATG6	Ι	Ι	LATG3	LATG3 LATG2 LATG1 LATG0	LATG1	LATG0	0000
ODCG	02F6	ODCG15	ODCG 02F6 ODCG15 ODCG14 ODCG13 ODCG12	ODCG13	ODCG12	I	-	ODCG9	ODCG9 ODCG8 ODCG7 ODCG6	ODCG7	ODCG6	Ι	I	-	-	ODCG1	ODCG1 ODCG0 0000	0000
lecend.	= ×		Ine on Rese	et — = unin	ecend: x = unknown value on Reset — = unimplemented read	read as '0'	as 'n' Reset values are shown in hexadecimal	as are show	vn in hexad	lecimal								

© 2010 Microchip Technology Inc.

Legend:

Bit 3 Bit 2 Bit 1 Bit 0 All Resets 日	rrisg3 trisg2 trisg1 trisg0 03CF	RG3 RG2 RG1 RG0 xxxxx C	LATG3 LATG2 LATG1 LATG0 0000	- ODCG1 ODCG0 0000		Bit 3 Bit 2 Bit 1 Bit 0 All Resets	TRISG3 TRISG2 - 03CC	RG3 RG2 xxxxx	LATG3 LATG2 0000	
Bit 4		1				Bit 4				
Bit 5	Ι	Ι	I	1		Bit 5	I	I	I	Ι
Bit 6	<b>TRISG6</b>	RG6	LATG6	ODCG6	>> >>>	Bit 6	TRISG6	RG6	LATG6	ODCG6
Bit 7	TRISG7	RG7	LATG7	ODCG7		Bit 7	TRISG7	RG7	LATG7	ODCG7
Bit 8	<b>TRISG8</b>	RG8	LATG8	ODCG8		Bit 8	<b>TRISG8</b>	RG8	LATG8	ODCG8
Bit 9	TRISG9	RG9	LATG9	ODCG9		Bit 9	TRISG9	RG9	LATG9	ODCG9
Bit 10	1	Ι	Ι	1		Bit 10	Ι	1	1	Ι
Bit 11	Ι	Ι	I	I		Bit 11	I	I	I	
Bit 12	Ι	Ι	Ι	1		Bit 12	I	1	1	Ι
Bit 13						Bit 13				
Bit 14	Ι	Ι	Ι			Bit 14	Ι	1	1	I
Bit 15	1	Ι				Bit 15				I
SFR Addr	02F0	02F2	02F4	02F6	·	SFR Addr	02F0	02F2	02F4	02F6
SFR Name	TRISG	PORTG	LATG	ODCG		SFR Name	TRISG	PORTG	LATG	ODCG

ŝ	
õ	
Ň	
0 9	
/09	
406 406	
Š.	
640	
Ĕ	
ö	
Ĕ	
ő	
EGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES	
⊲ 9	
/60	
406	
Š.	
320	
Ĕ	
ö	
Ĕ	
ő	
Ö	_
L L	
MΑ	
Ř	
Ë	
Ö	
R	
Ц	
ЧО	
ď	
.::	
TABLE 4-55:	
щ	-
BL	
Ĭ	

SFK Name	SFK SFK Name Addr		Bit 14	Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG 02F0	02F0					1	1	TRISG9	TRISG9 TRISG8 TRISG7 TRISG6	TRISG7	TRISG6		I	TRISG3	TRISG2	I	I	03CC
PORTG 02F2	02F2			Ι	Ι	-	Ι	RG9	RG8	RG7	RG6			RG3	RG2	I	I	XXXX
LATG 02F4	02F4			Ι	Ι		Ι	LATG9	LATG9 LATG8 LATG7 LATG6	LATG7	LATG6			LATG3	LATG2	I	I	0000
ODCG 02F6	02F6			Ι	Ι	-	Ι	690GO	00009 00008 00067 00009	ODCG7	ODCG6			Ι		I	I	0000
Legend:	) = X	unknown ve	Ilue on Rest	<b>.egend:</b> x = unknown value on Reset, — = unimplemented,	nplemented,	, read as '0'.	read as '0'. Reset values are shown in hexadecimal.	ies are shov	wn in hexad	lecimal.								

### SYSTEM CONTROL REGISTER MAP TABLE 4-56:

	,																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
RCON	0740	TRAPR	IOPUWR	I			ļ	1	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	<sub>XXXX</sub> (1)
OSCCON	0742	I		COSC<2:0>		I	2	NOSC<2:0>	6	CLKLOCK	I	LOCK	I	СF	I	I	OSWEN	0300 <sup>(2)</sup>
CLKDIV	0744	ROI		DOZE<2:0>		DOZEN	τ	FRCDIV<2:0>	<0:	PLLPOST<1:0>	3T<1:0>	I		Ы	PLLPRE<4:0>	^		0040
PLLFBD	0746	-	I	I								Ē	PLLDIV<8:0>					0030
OSCTUN	0748	Ι	Ι	I				I			Ι			TUN<5:0>	5:0>			0000
REFOCON 074E	074E	ROON	Ι	ROSSLP	ROSEL		RODIV	RODIV<3:0>			Ι	I	I	Ι		Ι	-	0000
ACLKCON	0750	ENAPLL	APLLCK	ACLKCON 0750 ENAPLL APLLCK SELACLK			ЗЧА	APSTSCLR<2:0>		ASRCSEL	FRCSEL	Ι	Ι	Ι	Ι	Ι		2300
Legend: Note 1:	x = un <sup>}</sup> The R(	known value SON registe	e on Reset, - er reset valu€	Legend:       x = unknown value on Reset, — = unimplemented, read as '0'. F         Note       1:       The RCON register reset values are dependent on type of reset.	nented, res dent on typ	ad as '0'. F	teset valu	ues are s	hown in he	as '0'. Reset values are shown in hexadecimal. of reset.								

The OSCCON register reset values are dependent on the FOSC configuration bits, and on type of reset. ä

### 查询dsPIC33FJ64GS606供应商

Ъ.	
<b>FER MA</b>	
7: NVM REGISTER M/	
M/M	
4-57:	
<b>TABLE 4-57</b> :	

rit.	166	'J(	9462000
All Resets	0000 <b>(1)</b>	0000	
Bit 0			
Bit 1	<3:0>		
Bit 2	NVMOP<3:0>		
Bit 3		<7:0>	sset.
Bit 5 Bit 4		NVMKEY<7:0>	e time of Re
Bit 5	1		ations at th
Bit 6	ERASE		r erase oper
Bit 7	I		ecimal. nory write o
Bit 8		Ι	/n in hexade tate of men
Bit 9	1	Ι	es are show ent on the s
it 11 Bit 10		Ι	Reset valu s is depend
Bit 11		Ι	read as '0'. Reset state
Bit 12		Ι	plemented, Le on other
Bit 13	WRERR	Ι	t, — = unim JR only. Valu
Bit 14	WREN	Ι	ue on Rese wn is for PC
Addr Bit 15 Bit 14 Bit 13 Bit 12	VVMCON 0760 WR WREN WRERR	Ι	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory wri
Addr	0760	0766	x = u Rese
SFR Name	NVMCON	NVMKEY 0766	Legend: x = unknown value on Reset, — = unimplemented, read as '0.' Reset values are shown in hexadecimal. Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE	⊑ 4-58	E PMC	TABLE 4-58: PMD REGISTER MAP FOR dsPIC33FJ64GS610 DEVICES	TER MA	P FOR d	IsPIC33	FJ64GS	610 DEV	ICES									
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	I	I2C1MD	U2MD	U1MD SPI2MD SPI1MD	SPI2MD	SPI1MD		C1MD	ADCMD	0000
PMD2	0772	Ι	Ι	I	I	IC4MD	IC3MD	IC2MD	IC1MD	I	I	I	I	OC4MD OC3MD OC2MD	OC3MD	<b>OC2MD</b>	OC1MD	0000
PMD3	0774	-	Ι	Ι		Ι	CMPMD		Ι		I	<b>QEI2MD</b>	Ι	Ι		I2C2MD	Ι	0000
PMD4	0776	Ι	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι	REFOMD		Ι	Ι	0000
PMD6	077A	<b>PWM8MD</b>	077A PWM8MD PWM7MD PWM6MD PWM5MD PWM4MD PWM3MD PWM2MD PWM1MD	PWM6MD	<b>PWM5MD</b>	PWM4MD	<b>PWM3MD</b>	<b>PWM2MD</b>	PWM1MD	Ι	Ι	Ι	Ι	Ι		Ι	Ι	0000
PMD7	077C	Ι	Ι	I	I	CMP4MD	CMP4MD CMP3MD CMP2MD CMP1MD	CMP2MD	CMP1MD	I	I	I	I	Ι		I	<b>PWM9MD</b>	0000
Legend:	×	= unknown v	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	et, — = unin	nplemented,	read as '0'.	Reset value	es are shown	in hexadeci	mal.								

ŝ
щ
<u>0</u>
⋝
ш
Δ
$\overline{}$
Ϋ́
ò
S
G
2
<u>ന</u>
<b>1</b> 1
3
Ś
C
7
5
ö
Ň
Ë
<u> </u>
ш.,
PMD REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES
∢
Σ
~
ш
5
2
G
ш
≌
$\sim$
닡
2
Δ.
ົ
Ω.
4
E 4-59:
Щ
E B C
Ā
· ·

Bit /         Bit 3         Bit 3 <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>i</th><th></th><th></th><th>i</th><th></th><th>AII</th></th<>										i			i		AII
T1MD         QE11MD         PWMMD         -         I2C1MD         U2MD         U1MD         SPI2MD         SPI1MD         -         -         ADCMD           IC4MD         IC3MD         IC2MD         IC1MD         -         IC4MD         SPI2MD         SPI1MD         -         -         ADCMD           IC4MD         IC3MD         IC2MD         IC1MD         -         -         -         0C3MD         OC2MD         OC1MD           I         C4MD         IC3MD         IC1MD         -         -         -         0C4MD         OC1MD         OC1MD           I         C4MD         IC3MD         IC1MD         -         -         -         0C3MD         OC1MD         OC1MD           I         -         -         -         -         -         -         0C4MD         OC1MD         OC1MD         I <th>Bit 13 E</th> <th>Bit 12</th> <th>2 Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>Resets</th>	Bit 13 E	Bit 12	2 Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
Image: constraint of the state of the st	T3MD T2MD	1		QEI1MD	PWMMD	Ι	I2C1MD	U2MD	U1MD	<b>SPI2MD</b>	SP11MD	I	Ι		0000
-     OE12MD     -     I2C2MD       -     OE12MD     -     -       -     OE12MD     -     -       -     -     OE12MD     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -     -       -     -     -       -     -     -       -     -     -       -     -     -       -     -     -       -     -     -       -     -     -       -     -     -       -     -	-		IC4MD		IC2MD	IC1MD		-	-	Ι	OC4MD	OC3MD	OC2MD		0000
Image: Constraint of the sector of the se	-	And in case of the local division of the loc	Ι	CMPMD		Ι	I		QEI2MD	Ι	Ι	Ι	I2C2MD	Ι	0000
Image: Constraint of the second se	-	and the second se	Ι	Ι	Ι	Ι	Ι	-	-	Ι	REFOMD		Ι	1	0000
DM6MWV9	SMD PWM5		<b>MD</b> PWM4MD	<b>PWM3MD</b>	PWM2MD	PWM1MD	I		Ι	Ι	Ι	Ι	Ι	Ι	0000
	-		CMP4MD	<b>CMP3MD</b>	<b>CMP2MD</b>	CMP1MD	I	I	I	Ι	Ι	Ι			0000

0000

I

1

1

CMP1MD

CMP2MD

**CMP3MD** 

CMP4MD

### 查询dsPIC33FJ64GS606供应商

TABL	E 4-60	TABLE 4-60: PMD REGISTER MAP FOR dsPIC33FJ64GS608 DEVICES	<b>REGIS</b>	TER MA	P FOR c	IsPIC33I	-J64GS	608 DEV	ICES									
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QE11MD	PWMMD	I	I2C1MD	U2MD	U1MD	SPI2MD SPI1MD	SPI1MD	I	C1MD	ADCMD	0000
PMD2	0772		Ι	Ι	Ι	IC4MD	IC3MD	IC2MD	IC1MD		Ι	-	-	OC4MD	OC3MD OC2MD		OC1MD	0000
PMD3	0774	Ι	Ι	Ι	Ι	Ι	CMPMD	Ι	Ι		Ι	QEI2MD		Ι	Ι	12C2MD	Ι	0000
PMD4	0776	I	Ι	Ι	Ι	Ι	Ι		I					REFOMD	I	1	Ι	0000
PMD6	077A	077A PWM8MD PWM7MD PWM6MD PWM5MD	PWM7MD	PWM6MD		PWM4MD	<b>PWM3MD</b>	DWM4MD PWM3MD PWM2MD PWM1MD	PWM1MD		Ι	-		Ι	1		-	0000
PMD7	077C	Ι	Ι	Ι	Ι	CMP4MD	<b>CMP3MD</b>	CMP4MD CMP3MD CMP2MD CMP1MD	CMP1MD		I			Ι	Ι	Ι	Ι	0000
Legend:	<b>:</b> x :	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	alue on Res	set, — = unir	nplemented,	read as '0'.	Reset value	s are shown	in hexadeci	mal.								

	1				
All Resets	0000	0000	0000	0000	0000
Bit 0	ADCMD	OC4MD OC3MD OC2MD OC1MD 0000	—	—	-
Bit 1	Ι	<b>OC2MD</b>	- 12C2MD	Ι	Ι
Bit 2	I	<b>OC3MD</b>	I	I	Ι
Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	I2C1MD U2MD U1MD SPI2MD SPI1MD	OC4MD	Ι	REFOMD	Ι
Bit 4	<b>SPI2MD</b>	Ι	Ι	Ι	Ι
Bit 5	U1MD	Ι	QEI2MD	Ι	Ι
Bit 6	UZMD	-	-	-	
Bit 7	I2C1MD	—	-	-	—
Bit 8	Ι	IC1MD	Ι	Ι	PWM1MD
Bit 11 Bit 10 Bit 9	PWMMD	IC4MD IC3MD IC2MD IC1MD	Ι	Ι	<b>PWM2MD</b>
Bit 10	1MD QEI1MD PWMMD	IC3MD	CMPMD	Ι	<b>PWM3MD</b>
Bit 11	T1MD	IC4MD	Ι	Ι	PWM4MD
Bit 12	T2MD	Ι	Ι	Ι	PWM5MD
Bit 13	T3MD	Ι	Ι	Ι	<b>PWM6MD</b>
Bit 15 Bit 14	T4MD	Ι	Ι	Ι	<b>PWM7MD</b>
	PMD1 0770 T5MD	Ι	Ι	Ι	PMD6 077A PWM8MD PWM7MD PWM6MD PWM5MD PWM4MD PWM3MD PWM2MD PWM1MD
SFR Addr	0770	0772	0774	0776	077A
SFR Name	PMD1	PMD2 0772	PMD3 0774	PMD4 0776	PMD6

PMD REGISTER MAP FOR dsPIC33FJ32GS608 DEVICES

TABLE 4-61:

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset,Legend:

### All Resets 0000 0000 0000 0000 0000 ADCMD OC1MD Bit 0 I OC2MD I2C2MD C1MD Bit 1 L OC3MD Bit 2 L OC4MD REFOMD SPI1MD Bit 3 **SPI2MD** Bit 4 I I 1 I **QEI2MD** Bit 5 U1MD I I U2MD Bit 6 I I I2C1MD Bit 7 I I T PWM1MD IC1MD Bit 8 PMD REGISTER MAP FOR dsPIC33FJ64GS606 DEVICES L **PWM2MD** PWMMD IC2MD Bit 9 Ι **PWM3MD** CMPMD QEI1MD IC3MD Bit 10 CMP4MD PWM4MD IC4MD Bit 11 T1MD Ι PWM5MD Bit 12 T2MD I **PWM6MD** Bit 13 T3MD I Bit 14 T4MD L Bit 15 T5MD I T **FABLE 4-62:** 0774 077A SFR 0772 0776 0770 SFR Name PMD3 PMD4 PMD1 PMD2 PMD6

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset,Legend:

0000

I

CMP1MD

CMP2MD

**CMP3MD** 

077C

PMD7

077C

PMD7

### 查询dsPIC33FJ64GS606供应商

TABLE	E 4-63:	: PMC	TABLE 4-63: PMD REGISTER MAP FOR dsPIC33FJ32GS606 DEVICES	TER MA	P FOR d	IsPIC33F	-J32GS(	SOG DEVI	ICES									
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QE11MD	PWMMD	I	I2C1MD	I2C1MD U2MD	U1MD	SPI2MD SPI1MD	SPI1MD	1	1	ADCMD	0000
PMD2	0772		Ι	Ι	Ι	IC4MD	IC3MD	IC2MD	IC1MD	Ι		Ι	Ι	OC4MD OC3MD	OC3MD	<b>OC2MD</b>	OC1MD	0000
PMD3	0774	Ι	Ι	Ι	-	-	CMPMD	Ι	Ι	I	Ι	QE12MD	Ι	Ι	Ι	12C2MD	Ι	0000
PMD4	0776	-	Ι	Ι	Ι	-	-	-	-	Ι		Ι	Ι	REFOMD	Ι	Ι	Ι	0000
PMD6	077A	Ι	Ι	PWM6MD	PWM6MD PWM5MD	PWM4MD	<b>PWM3MD</b>	PWM4MD PWM3MD PWM2MD PWM1MD	PWM1MD	Ι		I	Ι	Ι	Ι		Ι	0000
PMD7	077C	—	Ι	Ι	Ι	CMP4MD	<b>CMP3MD</b>	CMP4MD CMP3MD CMP2MD CMP1MD	CMP1MD	Ι		I	Ι	Ι	Ι		Ι	0000
Legend:	= ×	unknown v	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, r	et, — = unim	ıplemented,	read as '0'.	Reset value	ead as '0'. Reset values are shown in hexadecimal.	in hexadecir	nal.								

PMD REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES

TABLE 4-64:

All Resets	0000	0000	0000	0000	0000
Bit 0	ADCMD 0000	OC4MD OC3MD OC2MD OC1MD	Ι	I	
Bit 2 Bit 1	I	<b>OC2MD</b>	12C2MD	Ι	
Bit 2		<b>OC3MD</b>	Ι	Ι	I
Bit 3	SP11MD	OC4MD	Ι	REFOMD	I
Bit 4	<b>SPI2MD</b>	-	-	Ι	
Bit 5	U1MD	Ι	QE12MD	Ι	-
Bit 6	I2C1MD U2MD U1MD SPI2MD SPI1MD	Ι	Ι	Ι	
Bit 8 Bit 7	I2C1MD		-	Ι	
Bit 8	1	IC1MD	-	Ι	PWM1MD
Bit 9	PWMMD	IC2MD IC1MD	Ι	Ι	<b>PWM2MD</b>
Bit 10	T1MD QEI1MD PWMMD	IC4MD IC3MD		I	WM4MD PWM3MD PWM2MD PWM1MD
Bit 11	T1MD	IC4MD	Ι	Ι	PWM4MD
Bit 12	T2MD		Ι	Ι	
Bit 13	T3MD	Ι	Ι	Ι	PWM6MD PWM5MD
Bit 14	T4MD	Ι	Ι	Ι	I
Bit 15	T5MD	I	Ι	Ι	
SFR Addr		0772	0774	0776	077A
SFR SFR Name Addr	PMD1 0770	PMD2 0772	PMD3 0774	PMD4 0776	PMD6 077A

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 查询dsPIC33FJ64GS606供应商 4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x1800 in RAM, initialize the SPLIM with the value 0x17FE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





### 4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-65 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

### 4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

### 4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

### TABLE 4-65: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

### 4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

### 4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s avai	lable only	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

### 4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

### 查询dsPIC33FJ64GS606供应商 4.4 Modulo Addressing

Modulo Addressing mode is a method used to provide an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

### 4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Υ	space	Modulo	Addressing	EA
	cal	culations	assume w	ord-sized data	(LSb
	of e	every EA	is always o	clear).	

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

### 4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that will operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

### FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE

Byte Address		MOV MOV MOV	#0x1100, W0 W0, XMODSRT #0x1163, W0	;set modulo start address
0x1100		MOV MOV	W0, MODEND #0x8001, W0	;set modulo end address
		MOV	W0, MODCON	;enable W1, X AGU for modulo
		MOV	#0x0000, W0	;WO holds buffer fill value
	♥ ( )	MOV	#0x1110, W1	;point W1 to buffer
0x1163		DO	AGAIN, #0x31	;fill the 50 buffer locations
		MOV	WO, [W1++]	;fill the next location
		AGAIN:	INC W0, W0	;increment the fill value
E	Start Addr = $0x1100$ End Addr = $0x1163$ Length = $0x0032$ words			

### 4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

### 4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

### 4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.


Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It will not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing will assume priority when active for the X WAGU and X WAGU, Modulo Addressing will be disabled. However, Modulo Addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

### 查询dsPIC33FJ64GS606供应商 FIGURE 4-8: BIT-REVERSED ADDRESS EXAMPLE



### TABLE 4-66: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

Normal Address				Bit-Reversed Address					
A3	A2	A1	A0	Decimal	A3 A2 A1		A0 Decimal		
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

### 4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

### 4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility Register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-67 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

TABLE 4-67: PROGRAM SPACE ADDRESS CONSTRUCTIO	N
---	---

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0	PC<22:1> 0					
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>				
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx						
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1xxx xxxx xxx			x xxxx xxxx xxxx			
Program Space Visibility	User	0	PSVPAG<7	:0> Data EA<14:0> <sup>(1)</sup>		0> <sup>(1)</sup>		
(Block Remap/Read)		0	XXXX XXXX		XXX XXXX XXXX XXXX			

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



**2:** Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

### 4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
  - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
  - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.
  - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

Similarly, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



### FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

### 4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.


Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.



### FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

# 查询:10PIC32FASHS6RCGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/PGD2 or PGC3/PGD3),

and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data, either in blocks or 'rows' of 64 instructions (192 bytes) at a time, or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


## 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

## FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



## 查询dsPIC33FJ64GS606供应商 5.2 RTSP Operation

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 27-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

## 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 27-12).

EQUATION 5-1:	PROGRAMMING	TIME

Т
$7.37 MHz \times (FRC Accuracy)\% \times (FRC Tuning)\%$

For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm 5\%$ . If the TUN<5:0> bits (see Register 9-4) are set to `b000000, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0)} = 1.43 ms$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0)} = 1.58 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

## 5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

#### 查询dsPIC33FJ64GS606供应商 REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR		_	_	_	_
bit 15							bit 8
U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
_	ERASE	—	—		NVMOF	P<3:0> <sup>(2)</sup>	
bit 7							bit (
Legend:		SO = Settal	ole Only bit				
R = Readable	bit	W = Writabl	e bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is s	et	'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	WR: Write Con						
		hardware on			on. The operation	on is self-timed	I and the bit is
	0 = Program o		-		e		
bit 14	WREN: Write E	-					
	1 = Enable Fla	sh program/e	rase operatio	ns			
	0 = Inhibit Flas						
bit 13	WRERR: Write Sequence Error Flag bit						
					pt or termination	on has occurr	ed (bit is se
		ally on any set					
hit 10 7	0 = The progra			pleted normally	/		
bit 12-7	Unimplemented: Read as '0'						
bit 6	ERASE: Erase/Program Enable bit						
	<ul> <li>1 = Perform the erase operation specified by NVMOP&lt;3:0&gt; on the next WR command</li> <li>0 = Perform the program operation specified by NVMOP&lt;3:0&gt; on the next WR command</li> </ul>						
bit 5-4	Unimplemente		-				
bit 3-0	-			s(2)			
	NVMOP<3:0>: NVM Operation Select bits <sup>(2)</sup> If ERASE = <u>1:</u>						
	1111 = Memor	y bulk erase o	operation				
	1101 = Erase g		ent				
	0011 = No ope		operation				
	0010 = Memory page erase operation 0001 = No operation						
	0000 = Erase a		guration regis	ter byte			
	<u>If ERASE = 0:</u> 1111 = No ope	ration					
	1101 = No ope						
	0011 = Memor	y word progra	m operation				
	0010 = No ope						
	0001 = Memor 0000 = Program			aister hvte			
	oooo – mogra		ingulation le	gister byte			
Note 1: Th	nese bits can only	be Reset on	POR.				
	l other combinatio			implemented			

2: All other combinations of NVMOP<3:0> are unimplemented.

查询dsPIC33F	FJ64GS606	<b>送</b> 供应商					
<b>REGISTER 5-2</b>	2: NVMI	KEY: NON-VOL	ATILE ME	EMORY KEY I	REGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVM	(EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable b	it	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register bits (write-only)

## 查询dan IC33 FROGRAMM TO THE FOR FLASH PROGRAM MEMORY

One row of program Flash memory can be programmed at a time. To achieve this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 0x55 to NVMKEY.
  - d) Write 0xAA to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to NVMKEY.
  - c) Write 0xAA to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

## EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operat:	ion
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W	W0 ; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

#### 查询dspIC33FJ64GS606供应商 EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming o	perations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poir	nter to the first progr	am memory location to be written
;	program memo:	ry selected, and writes	enabled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to w	rite the latches
;	0th_program_v	word	
	MOV	#LOW_WORD_0, W2	;
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	i
		<pre>#HIGH_BYTE_1, W3</pre>	i
		W2, [W0]	; Write PM low word into program latch
		W3, [W0++]	; Write PM high byte into program latch
;	2nd_program		
	MOV	#LOW_WORD_2, W2	;
		<pre>#HIGH_BYTE_2, W3</pre>	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program		
	MOV	#LOW_WORD_31, W2	;
		#HIGH_BYTE_31, W3	i Multe DM la couldate success 2 to 1
		W2, [W0]	; Write PM low word into program latch
	.I.BTM.I.H	W3, [W0++]	; Write PM high byte into program latch

## EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

MOV #0x55, W0 MOV W0, NVMKEY ; Write the 55 key MOV #0xAA, W1 ;	
MOV #0xAA, W1 ;	
MOV W1, NVMKEY ; Write the AA key	
BSET NVMCON, #WR ; Start the erase sequence	
NOP ; Insert two NOPs after the	
NOP ; erase command is asserted	

#### 查询dsPIC33FI64GS606供应商 6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8.** "**Reset**" (DS70192) in the "*dsPIC33F/PIC24H Family Reference Manual*", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: Software RESET Instruction
- WDTO: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
  - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
TRAPR	IOPUWR	—	—	—	—	—	VREGS	
oit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR	
bit 7	om	ONDIEN		01111	1011	Dorr	bit	
Legend:								
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unk	nown	
bit 15	TRAPR. Tran	Reset Flag bit						
bit 15	-	onflict Reset ha						
		onflict Reset ha		d				
bit 14				u N Access Rese	t Elag bit			
		-		al address mo	-	zed W registe	er used as a	
		Pointer caused				200 W Toglot		
	0 = An illega	l opcode or unir	nitialized W R	eset has not oc	curred			
bit 13-9	Unimplemen	ted: Read as 'd	)'					
bit 8	VREGS: Volta	age Regulator S	Standby Durin	ig Sleep bit				
	1 = Voltage re	egulator is activ	e during Slee	p				
	0 = Voltage re	egulator goes in	to Standby m	ode during Slee	әр			
bit 7	EXTR: External Reset Pin (MCLR) bit							
		Clear (pin) Res Clear (pin) Res						
bit 6		ire Reset Flag (						
		instruction has						
	0 = A  RESET	instruction has	not been exe	cuted				
bit 5	SWDTEN: Software Enable/Disable of WDT bit <sup>(2)</sup>							
	1 = WDT is e	nabled						
	0 = WDT is d	isabled						
bit 4	WDTO: Watc	hdog Timer Tim	ne-out Flag bi	t				
		e-out has occur						
	0 = WDT time-out has not occurred							
bit 3		e-up from Sleep	•					
		as been in Slee						
		as not been in S	•					
bit 2	IDLE: Wake-up from Idle Flag bit							
		as in Idle mode as not in Idle m						
bit 1		out Reset Flag						
		out Reset has c						
		out Reset has r						
bit 0		on Reset Flag I						
		-						
	1 = A Power-	up Reset has o	ccurred					

#### 查询dsPIC33FJ64GS606供应商 REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

# 查询dsPIC33FI64GS606供应商

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC Configuration bits in the FOSC Configuration register select the device clock source.

A warm Reset is the result of all the other Reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.

1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed.

- 2. **BOR Reset:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures that the voltage regulator output becomes stable.
- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay, TPWRT, has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
- 5. When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
- 6. The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay, TFSCM, elapsed.

Oppillator Mode	Oscillator	Oscillator	PLL Lock Time	Total Dalay
Oscillator Mode	Start-up Delay	Start-up Timer	PLL LOCK TIME	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd <sup>(1)</sup>	_	—	Toscd <sup>(1)</sup>
FRCPLL	Toscd <sup>(1)</sup>	—	ТLОСК <sup>(3)</sup>	Toscd + Tlock <sup>(1,3)</sup>
XT	Toscd(1)	Tost(2)	—	Toscd + Tost <sup>(1,2)</sup>
HS	Toscd <sup>(1)</sup>	Tost <sup>(2)</sup>	—	Toscd + Tost <sup>(1,2)</sup>
EC	—	—	—	—
XTPLL	Toscd <sup>(1)</sup>	Tost <sup>(2)</sup>	Т <sub>LOCK</sub> (3)	Toscd + Tost + Tlock <sup>(1,2,3)</sup>
HSPLL	Toscd <sup>(1)</sup>	Tost <sup>(2)</sup>	ТLOCК <sup>(3)</sup>	Toscd + Tost + Tlock <sup>(1,2,3)</sup>
ECPLL	_	—	ТLОСК <sup>(3)</sup>	ТLОСК <sup>(3)</sup>
LPRC	Toscd <sup>(1)</sup>	_	—	Toscd <sup>(1)</sup>


## TABLE 6-1:OSCILLATOR DELAY

**Note 1:** ToscD = Oscillator start-up delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal oscillator start-up times vary with crystal characteristics, load capacitance, etc.

**2:** TOST = Oscillator start-up timer delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

**3:** TLOCK = PLL lock time (1.5 ms nominal) if PLL is enabled.





- **Note 1: POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed.
  - 2: BOR Reset: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.
  - **3: PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay, TPWRT, ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay, TPWRT has elapsed and the SYSRST becomes inactive, which in turn, enables the selected oscillator to start generating clock cycles.
  - 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
  - 5: When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
  - 6: If the Fail-Safe Clock Monitor (FSCM) is enabled, it begins to monitor the system clock when the system clock is ready and the delay, TFSCM, has elapsed.

Note:	When the device exits the Reset condition (begins normal operation), the
	device operating parameters (voltage,
	frequency, temperature, etc.) must be
	within their operating ranges; otherwise,
	the device may not function correctly.
	The user application must ensure that
	the delay between the time power is first
	applied, and the time SYSRST becomes
	inactive, is long enough to get all operat-
	ing parameters within specification.

## 查询dsPIC33FJ64GS606供应商

## 6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 27.0 "Electrical Characteristics"** for details.

The POR Status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

## 6.3 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the


VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The BOR Status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 24.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



## FIGURE 6-3: BROWN-OUT SITUATIONS

# 臺祖dsPLC33F1646S606供來主意

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt Trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 27.0 "Electrical Characteristics"** for minimum pulse width specifications. The external Reset (MCLR) pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

#### 6.4.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is reset.

## 6.4.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

## 6.5 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software Reset (SWR) flag (instruction) in the Reset Control (RCON<6>) register is set to indicate the software Reset.

## 6.6 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out (WDTO) flag in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 24.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

## 6.7 Trap Conflict Reset

If a lower priority hard trap occurs while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset (TRAPR) flag in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on Trap Conflict Resets.

## 6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset (IOPUWR) flag in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

## 6.8.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

## 6.8.2 UNINITIALIZED W REGISTER RESET

Any attempt to use the uninitialized W register as an Address Pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

## 6.8.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (boot and secure segment), that operation will cause a Security Reset.

The PFC occurs when the program counter is reloaded as a result of a call, jump, computed jump, return, return from subroutine or other form of branch instruction.

The VFC occurs when the program counter is reloaded with an interrupt or trap vector.

Refer to Section 24.8 "Code Protection and CodeGuard<sup>™</sup> Security" for more information on Security Reset.

#### 查询dsPIC33FI64GS606供应资 6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note:	The status bits in the RCON register
	should be cleared after they are read so
	that the next RCON register value after a
	device Reset will be meaningful.

## TABLE 6-2: RESET FLAG BIT OPERATION

Table 6-2 provides a summary of the Reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR,BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR,BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR,BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR,BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR,BOR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	

Note: All Reset flag bits can be set or cleared by user software.

查得自己的 ACC A CONTRACT OF CONTRACT OF

#### 查询dsPIC33FI64CS606供应商 7.9 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 47. "Interrupts (Part V)" (DS70597) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

## 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of eight nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

ThedsPIC33FJ32GS406/608/610anddsPIC33FJ64GS406/606/608/610devices implement upto71unique interrupts and five non-maskable traps.These are summarized in Table 7-1.

## 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.


The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

## 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

#### <u>育词也是PIC33FJ64GS606</u>供应竟 GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 INTERRUPT VECTOR TABLE



## 查询dsPIC33FJ64GS606供应商 TABLE 7-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source
		High	est Natural Order Pr	riority
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Fault
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC – ADC Group Convert Done
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Event
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Event
26	18	0x000038	0x000138	CMP1 – Analog Comparator 1 Interrupt
27	19	0x00003A	0x00013A	CN – Input Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29-31	21-23	0x00003E-	0x00013E-	Reserved
		0x000042	0x000142	
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI2 – SPI2 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47-56	39-48	0x000062-	0x000162-	Reserved
		0x000074	0x000174	
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59-60	51-52	0x00007A-	0x00017A-	Reserved
	ļ	0x00007C	0x00017C	
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4

## 查询dsPIC33FJ64GS606供应商 TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source
63-64	55-56	0x000082-	0x000182-	Reserved
		0x000084	0x000184	
65	57	0x000086	0x000186	PWM PSEM Special Event Match
66	58	0x000088	0x000188	QEI1 – Position Counter Compare
67-72	59-64	0x00008A- 0x000094	0x00018A- 0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error Interrupt
74	66	0x000098	0x000198	U2E – UART2 Error Interrupt
75-77	67-69	0x00009A- 0x00009E	0x00019A- 0x00019E	Reserved
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	Reserved
80	72	0x0000A4	0x0001A4	Reserved
81	73	0x0000A6	0x0001A6	PWM Secondary Special Event Match
82	74	0x0000A8	0x0001A8	Reserved
83	75	0x0000AA	0x0001AA	QEI2 – Position Counter Compare
84-88	76-80	0x0000AC- 0x0000B4	0x0001AC- 0x0001B4	Reserved
89	81	0x0000B6	0x0001B6	ADC Pair 8 Conversion Done
90	82	0x0000B8	0x0001B8	ADC Pair 9 Conversion Done
91	83	0x0000BA	0x0001BA	ADC Pair 10 Conversion Done
92	84	0x0000BC	0x0001BC	ADC Pair 11 Conversion Done
93	85	0x0000BE	0x0001BE	ADC Pair 12 Conversion Done
94-101	86-93	0x0000C0- 0x0000CE	0x0001C0- 0x0001CE	Reserved
102	94	0x0000D0	0x0001D0	PWM1 – PWM1 Interrupt
103	95	0x0000D2	0x0001D2	PWM2 – PWM2 Interrupt
104	96	0x0000D4	0x0001D4	PWM3 – PWM3 Interrupt
105	97	0x0000D6	0x0001D6	PWM4 – PWM4 Interrupt
106	98	0x0000D8	0x0001D8	PWM5 – PWM5 Interrupt
107	99	0x0000DA	0x0001DA	PWM6 – PWM6 Interrupt
108	100	0x0000DC	0x0001DC	PWM7– PWM7 Interrupt
109	101	0x0000DE	0x0001DE	PWM8 – PWM8 Interrupt
110	102	0x0000E0	0x0001E0	PWM9 – PWM9 Interrupt
111	103	0x0000E2	0x00001E2	CMP2 – Analog Comparator 2
112	104	0x0000E4	0x0001E4	CMP3 – Analog Comparator 3
113	105	0x0000E6	0x0001E6	CMP4 – Analog Comparator 4
114-117	106-109	0x0000E8- 0x0000EE	0x0001E8- 0x0001EE	Reserved
118	110	0x0000F0	0x0001F0	ADC Pair 0 Convert Done
119	111	0x0000F2	0x0001F2	ADC Pair 1 Convert Done
120	112	0x0000F4	0x0001F4	ADC Pair 2 Convert Done
121	113	0x0000F6	0x0001F6	ADC Pair 3 Convert Done
122	114	0x0000F8	0x0001F8	ADC Pair 4 Convert Done
123	115	0x0000FA	0x0001FA	ADC Pair 5 Convert Done
124	116	0x0000FC	0x0001FC	ADC Pair 6 Convert Done
125	117	0x0000FE	0x0001FE	ADC Pair 7 Convert Done

#### 查询dsPIC33FJ64GS606供应商 **7.3 Interrupt Control a**nd Status

## Registers

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement 27 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

## 7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

## 7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

## 7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

## 7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

## 7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt priority Level, which are latched into the Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit is found in IEC0<0> and the INT0IP bits are found in the first position of IPC0 (IPC0<2:0>).

## 7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt Priority Level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-46 in the following pages.

在词。PIC3	3FJ64GS606			1)			
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	N	OV	Z	С
bit 7		1					bit 0
Legend:							
C = Clearable	bit	R = Readable	bit	U = Unimpler	nented bit, read	l as '0'	
S = Settable b	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown		
bit 7-5	111 = CPU lr 110 = CPU lr 101 = CPU lr	PU Interrupt Prio nterrupt Priority nterrupt Priority nterrupt Priority nterrupt Priority	Level is 7 (1 Level is 6 (1 Level is 5 (1	5), user interrup 4) 3)	ots disabled		

- 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
0-0	0-0	0-0			11-0	-	11-0
	_		US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7	-					•	bit 0

## **REGISTER 7-2:** CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set	
0' = Bit is cleared	'x = Bit is unknown	U = Unimplemented bit,	read as '0'	

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup> 1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE				
bit 15		4		1			bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—				
bit 7							bi				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
							-				
bit 15		errupt Nesting D									
		<ul> <li>1 = Interrupt nesting is disabled</li> <li>0 = Interrupt nesting is enabled</li> </ul>									
bit 14	-	cumulator A O		lag hit							
			-	-							
		= Trap was caused by overflow of Accumulator A = Trap was not caused by overflow of Accumulator A									
bit 13	OVBERR: Ad	<b>DVBERR:</b> Accumulator B Overflow Trap Flag bit									
		<ul> <li>1 = Trap was caused by overflow of Accumulator B</li> <li>0 = Trap was not caused by overflow of Accumulator B</li> </ul>									
	-	-									
bit 12		Accumulator A ( caused by cata	-		-						
	•	not caused by									
bit 11	-	Accumulator B	-								
		caused by cata	=	-	-						
	0 = Trap was	not caused by	catastrophic of	overflow of Acc	umulator B						
bit 10		VATE: Accumulator A Overflow Trap Enable bit									
		= Trap overflow of Accumulator A = Trap disabled									
bit 9			orflow Tran En	able bit							
DIL J	<b>OVBTE:</b> Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B										
	1 = Trap overnow of Accumulator B 0 = Trap disabled										
bit 8	COVTE: Cata	astrophic Overf	low Trap Enat	ole bit							
	1 = Trap on c 0 = Trap disa	atastrophic ove	erflow of Accur	mulator A or B	enabled						
bit 7	SFTACERR:	Shift Accumula	tor Error Statu	us bit							
		or trap was caus or trap was not o									
bit 6	<ul> <li>0 = Math error trap was not caused by an invalid accumulator shift</li> <li>DIV0ERR: Arithmetic Error Status bit</li> </ul>										
	1 = Math error trap was caused by a divide by zero										
		or trap was not	-	-							
bit 5	-	DMA Controller									
		troller error trap troller error trap									
bit 4		Arithmetic Error									
	<ol> <li>Math error trap has occurred</li> <li>Math error trap has not occurred</li> </ol>										

## 查询dsPIC33FI64GS606供应商 REGISTER 7-3: INTCONT: INTERRUPT CONTROL REGISTER 1

# 在它的TER 335.164GNGCCH拉麻TERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	<b>ADDRERR:</b> Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	<ul><li>1 = Stack error trap has occurred</li><li>0 = Stack error trap has not occurred</li></ul>
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	<ul><li>1 = Oscillator failure trap has occurred</li><li>0 = Oscillator failure trap has not occurred</li></ul>
bit 0	Unimplemented: Read as '0'

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	_	_	—	_	_
bit 15							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
	_	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0E
bit 7							
Legend:							
R = Readable	- hit	W = Writable	a hit	LI = Unimple	mented bit, read	1 as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unki	าดพท
	-		-				-
bit 15	ALTIVT: Ena	ble Alternate I	nterrupt Vector	Table bit			
		rnate vector tal	-				
	0 = Use stan	dard (default)	vector table				
bit 14	DISI: DISI	nstruction State	us bit				
		truction is activ	-				
bit 13-5		truction is not nted: Read as					
bit 4	-		4 Edge Detect	Polarity Selec	t hit		
		on negative ed	•	Tolarity Gelec			
		on positive ed					
bit 3	INT3EP: Ext	ernal Interrupt	3 Edge Detect	Polarity Selec	t bit		
		on negative ed					
	-	on positive ed	-				
bit 2		-	2 Edge Detect	Polarity Selec	t bit		
		on negative ed on positive ed					
bit 1	•	•	90 1 Edge Detect	Polarity Selec	t hit		
		on negative ed	•	i Gainy Celet			
<ul> <li>0 = Interrupt on positive edge</li> <li>bit 0 INTOEP: External Interrupt 0 Edge Detect Polarity Select bit</li> </ul>							
		onnar mitorrapt	o Lugo Dolool	i olanity oolot			

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IF	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15		•	•				bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF			
pit 7							bit			
_egend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own			
oit 15	Unimplemen	ted: Read as	ʻ0'							
oit 14	DMA1IF: DM	A Channel 1 D	ata Transfer C	Complete Interru	upt Flag Status	bit				
		equest has oc equest has no								
pit 13	-	-		Interrupt Flag S	tatus bit					
		equest has oc								
	-	equest has no								
bit 12			r Interrupt Flag	g Status bit						
		equest has oc equest has no								
oit 11	-	-	nterrupt Flag S	Status bit						
	1 = Interrupt r	equest has oc equest has no	curred							
pit 10	-	-	ot Flag Status b	oit						
	1 = Interrupt r	equest has oc	curred							
oit 9	-	equest has no		hit						
л э		<b>SPI1EIF:</b> SPI1 Fault Interrupt Flag Status bit 1 = Interrupt request has occurred								
		equest has no								
oit 8	T3IF: Timer3	Interrupt Flag	Status bit							
		equest has oc								
	-	equest has no								
oit 7		T2IF: Timer2 Interrupt Flag Status bit								
		equest has oc equest has no								
oit 6	-	<ul> <li>0 = Interrupt request has not occurred</li> <li>OC2IF: Output Compare Channel 2 Interrupt Flag Status bit</li> </ul>								
	-	equest has oc		-pg						
	0 = Interrupt r	equest has no	ot occurred							
oit 5	-	-	el 2 Interrupt F	-lag Status bit						
		equest has oc equest has no								
oit 4	DMA0IF: DM	A Channel 0 D	ata Transfer C	Complete Interru	upt Flag Status	bit				
		equest has oc								
	-	equest has no								
oit 3	T1IF: Timer1									
		equest has oc								

# 查询dsPIC33FI64GS606供应商

# 

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>

R/W-0	355164GS6064 <b>7-6: IFS1: I</b> R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
oit 15	•	•				•	bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF
bit 7				Öltill	7.011	10120111	bit
agand.							
L <b>egend:</b> R = Readable	e bit	W = Writable	bit	II – Unimpler	nented bit, read	1 ac 'O'	
-n = Value at		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr	
	TOR				aleu		
bit 12	U2TXIF: UAR	RT2 Transmitte	r Interrupt Flag	g Status bit			
	1 = Interrupt r	request has oc	curred	-			
	0 = Interrupt r	request has no	t occurred				
bit 11		RT2 Receiver I		Status bit			
		request has oc					
bit 13	-	request has no		•			
UIL 13		nal Interrupt 2 request has oc	•	L			
		request has oc					
bit 12	-	Interrupt Flag					
		request has oc					
	0 = Interrupt r	request has no	t occurred				
bit 11		Interrupt Flag					
		request has oc request has no					
bit 10	-	-		upt Flag Status	bit		
		request has oc					
	0 = Interrupt r	request has no	t occurred				
bit 9				upt Flag Status	bit		
		request has oc					
L:1 0		request has no				h. 14	
bit 8				Complete Interr	upt Flag Status	DIT	
		request has oc request has no					
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4	INT1IF: Exter	nal Interrupt 1	Flag Status bi	t			
	•	request has oc					
		request has no					
bit 3	•	•	•	Flag Status bit			
		request has oc request has no					
bit 2	-	g Comparator		a Status hit			
		request has oc	-				
		request has no					
bit 1	MI2C1IF: 12C	1 Master Ever	ts Interrupt Fla	ag Status bit			
		request has oc					
	0 = Interrupt r	request has no	t occurred				
				-			
bit 0		1 Slave Events request has oc		g Status bit			

## 查询dsPIC33FJ64GS606供应商 REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IC4IF	IC3IF	DMA3IF	C1IF <sup>(1)</sup>	C1EIF <sup>(1)</sup>	SPI2IF	SPI2EIF
bit 7							bit (
Legend:							
R = Readat	ale bit	W = Writable	hit	II – Unimpler	mented bit, read	as '0'	
-n = Value a		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr	nwn
		1 - Dit 13 361					IOWIT
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6	-	Capture Chann		-lag Status bit			
	-	equest has oc					
		equest has no					
bit 5	IC3IF: Input C	Capture Chann	el 3 Interrupt F	lag Status bit			
		equest has oc					
	-	equest has no					
bit 4				complete Interr	upt Flag Status	bit	
	•	equest has oc					
bit 3	-	equest has no Event Interrup		ь;+(1)			
DIL 3		request has oc		DIL			
		equest has oc					
bit 2	•	I1 External Eve		lag Status bit <sup>(1</sup>	)		
		equest has oc	•	0			
	0 = Interrupt r	equest has no	t occurred				
bit 1	SPI2IF: SPI2	Event Interrup	t Flag Status b	pit			
	•	equest has oc					
	-	equest has no					
bit 0		2 Error Interru	•	bit			
		equest has oc					
	0 = merrupt r	equest has no	loccurred				

Note 1: Interrupts disabled on devices without ECAN™ modules

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0					
—		—	—	_	QEI1IF	PSEMIF	—					
bit 15							bit					
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0					
	INT4IF	INT3IF		—	MI2C2IF	SI2C2IF						
bit 7							bit					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own					
bit 15-11	Unimplemen	ted: Read as '	0'									
bit 10		Event Interrup	•	bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
<b>h</b> it 0	•				- hit							
bit 9	<b>PSEMIF:</b> PWM Special Event Match Interrupt Flag Status bit 1 = Interrupt request has occurred											
		0 = Interrupt request has occurred										
bit 8-7	•	ted: Read as '										
bit 6	INT4IF: Exter	nal Interrupt 4	Flag Status b	it								
	1 = Interrupt request has occurred											
	-	equest has no										
bit 5	INT3IF: External Interrupt 3 Flag Status bit											
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
bit 4-3	•	ted: Read as '										
bit 2	•			ag Status bit								
	<b>MI2C2IF:</b> I2C2 Master Events Interrupt Flag Status bit 1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 1	SI2C2IF: 12C2	2 Slave Events	Interrupt Flag	g Status bit								
		equest has oc										
	-	equest has no										
bit 0	Unimplemen	ted: Read as '	D'									

U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0		
—	_	—	_	QEI2IF	—	PSESMIF			
bit 15									
U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0		
_	C1TXIF <sup>(1)</sup>	_	_		U2EIF	U1EIF	_		
bit 7									
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn		
bit 10 bit 9	Unimplemen PSESMIF: PV 1 = Interrupt r		0' ent Seconda curred	ry Match Interru	pt Flag Status	bit			
bit 8-7	-	ted: Read as '							
bit 6	1 = Interrupt r	N1 Transmit D equest has oc equest has no	curred	Interrupt Flag S	tatus bit <sup>(1)</sup>				
bit 5-3	Unimplemen	t <b>ed:</b> Read as '	0'						
bit 2	1 = Interrupt r	<b>U2EIF:</b> UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred							
bit 1	<b>U1EIF:</b> UART1 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred								

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

© 2010 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
PWM2IF	PWM1IF	ADCP12IF	_				_					
bit 15		I					bit					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0					
		_	ADCP11IF	ADCP10IF	ADCP9IF	ADCP8IF						
bit 7							bit					
Legend:												
R = Readable	bit	W = Writable	bit	•	mented bit, read	l as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15		PWM2IF: PWM2 Interrupt Flag Status bit										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred											
<b>L</b> :+ 4 4		•										
bit 14	<b>PWM1IF:</b> PWM1 Interrupt Flag Status bit 1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 13		ADCP12IF: ADC Pair 12 Conversion Done Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
	0 = Interrupt	request has no	t occurred									
bit 12-5	Unimplemen	ted: Read as '	0'									
bit 4	ADCP11IF: A	DC Pair 11 Co	nversion Done	e Interrupt Flag	status bit							
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 3	ADCP10IF: ADC Pair 10 Conversion Done Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
1.11.0	0 = Interrupt request has not occurred											
bit 2	ADCP9IF: ADC Pair 9 Conversion Done Interrupt Flag Status bit											
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
bit 1	-	-		nterrunt Flag S	tatus hit							
	ADCP8IF: ADC Pair 8 Conversion Done Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
		request has oc request has no										

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
ADCP1IF	ADCP0IF	—				AC4IF	AC3IF					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
AC2IF	PWM9IF	PWM8IF	PWM7IF	PWM6IF	PWM5IF	PWM4IF	PWM3IF					
bit 7							bit (					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'						
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkn	iown					
							-					
oit 15	ADCP1IF: AD	C Pair 1 Conv	version Done I	nterrupt Flag S	tatus bit							
	1 = Interrupt r											
	0 = Interrupt r	equest has no	ot occurred									
oit 14				nterrupt Flag S	tatus bit							
		equest has oc										
oit 13-10	-	equest has no										
	-	ted: Read as		a Statua hit								
bit 9		equest has oc	4 Interrupt Fla	ag Status bit								
	•	equest has oc										
oit 8	AC3IF: Analog Comparator 3 Interrupt Flag Status bit											
	1 = Interrupt r	equest has oc equest has no	curred	5								
oit 7	AC2IF: Analog Comparator 2 Interrupt Flag Status bit											
		equest has oc										
oit 6	-	<ul> <li>0 = Interrupt request has not occurred</li> <li>PWM9IF: PWM9 Interrupt Flag Status bit</li> </ul>										
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
oit 5	PWM8IF: PWM8 Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
oit 4	PWM7IF: PW	-	-									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>											
oit 3	•	•										
	<b>PWM6IF:</b> PWM6 Interrupt Flag Status bit 1 = Interrupt request has occurred											
	•	equest has no										
oit 2	PWM5IF: PWM5 Interrupt Flag Status bit											
		equest has oc equest has no										
pit 1	PWM4IF: PW	M4 Interrupt F	lag Status bit									
		equest has oc										
	-	equest has no										
bit 0	PWM3IF: PW		-									
		equest has oc										
	v = interrupt r	equest has no	occurred									

## 查

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
	—	—		—	_	—	—					
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
		ADCP7IF	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF					
bit 7							bit (					
Legend:												
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15-6	-	ted: Read as '										
bit 5		ADCP7IF: ADC Pair 7 Conversion Done Interrupt Flag Status bit										
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>											
bit 4	-	<b>ADCP6IF:</b> ADC Pair 6 Conversion Done Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 3	ADCP5IF: ADC Pair 5 Conversion Done Interrupt Flag Status bit											
		1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred											
bit 2		ADCP4IF: ADC Pair 4 Conversion Done Interrupt Flag Status bit										
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>											
bit 1	-	ADCP3IF: ADC Pair 3 Conversion Done Interrupt Flag Status bit										
		1 = Interrupt request has occurred										
		request has no										
bit 0	ADCP2IF: AI	DC Pair 2 Conv	version Done I	nterrupt Flag S	tatus bit							
	1 = Interrupt	request has oc	curred									
		request has no										

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/V				
_	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	Т3				
bit 15											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/V				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT				
bit 7	I		I								
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15	Unimplemen	tod: Pood os '	· • ·								
bit 14	-			Complete Interr	unt Enable hit						
	1 = Interrupt r			bomplete inten							
	0 = Interrupt r										
bit 13	ADIE: ADC1	Conversion Co	omplete Interru	upt Enable bit							
	1 = Interrupt r										
bit 12	<ul> <li>0 = Interrupt request not enabled</li> <li>U1TXIE: UART1 Transmitter Interrupt Enable bit</li> </ul>										
	1 = Interrupt r	equest enable	ed								
bit 11	<ul> <li>0 = Interrupt request not enabled</li> <li>U1RXIE: UART1 Receiver Interrupt Enable bit</li> </ul>										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 10	SPI1IE: SPI1	SPI1IE: SPI1 Event Interrupt Enable bit									
	1 = Interrupt r 0 = Interrupt r										
bit 9	SPI1EIE: SPI										
	1 = Interrupt r 0 = Interrupt r	equest enable	d								
bit 8	T3IE: Timer3	-									
	1 = Interrupt request enabled										
	0 = Interrupt r	equest not en	abled								
bit 7	T2IE: Timer2 Interrupt Enable bit										
	1 = Interrupt request enabled										
bit 6	•	0 = Interrupt request not enabled									
DILO	<b>OC2IE:</b> Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 4				Complete Interr	upt Enable bit						
		1 = Interrupt request enabled									
	0 = Interrupt request not enabled										

## 套词dsPIC33FI64GS606供应表 Teco: INTERUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	<b>OC1IE:</b> Output Compare Channel 1 Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bi				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_			INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE				
bit 7							bi				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 12	U2TXIE: UAR	RT2 Transmitte	r Interrupt Er	able bit							
		request enable	-								
		request not ena									
bit 11	-	RT2 Receiver Ir		ole bit							
	•	equest enable									
	-	request not ena									
bit 13		nal Interrupt 2									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>										
bit 12	-	=									
DIC 12	<b>T5IE:</b> Timer5 Interrupt Enable bit 1 = Interrupt request enabled										
		request not ena									
bit 11	<b>T4IE:</b> Timer4 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit										
		request enable request not ena									
bit 9				runt Enable bit							
bit 9	<b>OC3IE:</b> Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 8	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit										
		equest enable									
	-	request not ena									
bit 7-5	•	ted: Read as '									
bit 4		nal Interrupt 1									
	1 = Interrupt request enabled										
bit 3	<ul> <li>0 = Interrupt request not enabled</li> <li>CNIE: Input Change Notification Interrupt Enable bit</li> </ul>										
DIL D	=	-									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>										
bit 2	-	-		nable bit							
	AC1IE: Analog Comparator 1 Interrupt Enable bit 1 = Interrupt request enabled										
	•	request not ena									
bit 1		1 Master Even	-	nable bit							
	-	equest enable									
	0 = Interrupt r	request not ena	abled								
1.11.0	ALA A		—								
bit 0		1 Slave Events request enable	-	able bit							

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
	—	—	—	—	—		_					
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	IC4IE	IC3IE	DMA3IE	C1IE <sup>(1)</sup>	C1RXIE <sup>(1)</sup>	SPI2IE	SPI2EIE					
bit 7	·			·			bit C					
Legend:												
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 15-7	Unimplemer	ted: Read as	ʻ0'									
bit 6	IC4IE: Input (	Capture Chanr	el 4 Interrupt E	Enable bit								
		1 = Interrupt request enabled 0 = Interrupt request not enabled										
	•	•										
bit 5	•	Capture Chanr		nable bit								
		request enable request not en										
bit 4	-	•		Complete Interi	rupt Enable bit							
		<b>DMA3IE:</b> DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled										
		0 = Interrupt request has enabled										
bit 3	C1IE: ECAN	1 Event Interru	pt Enable bit <sup>(1)</sup>	)								
		request enable										
1.11.0		request not en			(1)							
bit 2		AN1 Receive D		errupt Enable I	Dit							
		<ol> <li>I = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ol>										
bit 1	-	Event Interrup										
		request enable										
		request not en										
bit 0	SPI2EIE: SP	12 Error Interru	pt Enable bit									
		request enable										
	0 = Interrupt	we are the at an										

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
_	_	_	_	—	QEI1IE	PSEMIE	_
bit 15							
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
	INT4IE	INT3EI	—	—	MI2C2IE	SI2C2IE	—
bit 7							
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cl		x = Bit is unkno	own
bit 15-11	Unimpleme	nted: Read as '	0'				
bit 10	QEI1IE: QEI	1 Event Interru	ot Enable bit				
		request enable					
		request not ena					
bit 9		VM Special Eve		errupt Enable b	it		
		request enable request not ena					
bit 8-7	-	nted: Read as '					
bit 6	•	ernal Interrupt 4					
DILO		request enable					
		request not en					
bit 6	INT3IE: Exte	ernal Interrupt 3	Enable bit				
		request enable					
	•	request not ena					
bit 4-3	Unimpleme	nted: Read as '	0'				
bit 2		C2 Master Ever	•	Enable bit			
		request enable request not ena					
	SI2C2IE: 120	2 Slave Events	Interrunt Er	able bit			
bit 1			s interrupt Er				
bit 1	1 = Interrupt	request enable request not ena	d				

	U-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0
	—		_	QEI2IE	_	PSESMIE	_
bit 15							bit
	DAALO				DAMO		
U-0	R/W-0 C1TXIE <sup>(1)</sup>	U-0	U-0	U-0	R/W-0	R/W-0	U-0
 bit 7	CITALE	—	—	—	UZEIE	UTEIE	bit
							bit
Legend:							
R = Readab	le bit N	V = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	t POR '	1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 15-12	Unimplemente	<b>d</b> . Dood oo (	0'				
bit 11	<b>QEI2IE:</b> QEI2 E 1 = Interrupt red	•					
	0 = Interrupt red	•					
bit 10	Unimplemente	-					
bit 9	=			ry Match Error Ir	nterrupt Enabl	e bit	
	1 = Interrupt re						
bit 8-7	0 = Interrupt ree	-					
	-			Interrupt Enable	hit(1)		
hit 6	UTINE. LUAN		ala Nequesi		, DIL .		
bit 6	1 = Interrupt red	quest occurre	he				
bit 6	1 = Interrupt ree 0 = Interrupt ree						
		quest not occ	curred				
bit 5-3	0 = Interrupt ree	quest not occ d: Read as '	o'				
bit 5-3	0 = Interrupt red Unimplemente U2EIE: UART2 1 = Interrupt red	quest not occ <b>d:</b> Read as ' Error Interru quest enable	curred 0' pt Enable bit d				
bit 5-3 bit 2	0 = Interrupt red Unimplemente U2EIE: UART2 1 = Interrupt red 0 = Interrupt red	quest not occ d: Read as ' Error Interru quest enable quest not ena	curred o' pt Enable bit d abled				
bit 5-3 bit 2	0 = Interrupt red Unimplemente U2EIE: UART2 1 = Interrupt red 0 = Interrupt red U1EIE: UART1	duest not occ d: Read as ' Error Interru quest enable quest not ena Error Interru	curred 0' pt Enable bit d abled pt Enable bit				
bit 5-3 bit 2 bit 1	0 = Interrupt red Unimplemente U2EIE: UART2 1 = Interrupt red 0 = Interrupt red	duest not occ d: Read as ' Error Interru quest enable quest not ena Error Interru quest enable	curred 0' pt Enable bit d abled pt Enable bit d				

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PWM2IE	PWM1IE	ADCP12IE	_			_	_
bit 15							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	0-0	<u> </u>	ADCP11IE	ADCP10IE	ADCP9IE	ADCP8IE	
bit 7			ABOI THE			/ BOI OIL	
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 13	0 = Interrupt <b>ADCP12IE:</b> 1 = Interrupt 0 = Interrupt	request is enab request is not e ADC Pair 12 Co request is enab request is not e	enabled onversion Don bled enabled	e Interrupt Ena	able bit		
bit 12-5	•	ted: Read as '					
bit 4 bit 3	1 = Interrupt 0 = Interrupt ADCP10IE: A 1 = Interrupt	ADC Pair 11 Co request is enab request is not e ADC Pair 10 Co request is enab request is not e	oled enabled onversion Don oled	·			
bit 2	-	DC Pair 9 Conv		nterrupt Enable	e bit		
	•	request is enab request is not e		·			
bit 1	ADCP8IE: AI	DC Pair 8 Conv	version Done I	nterrupt Enable	e bit		
		request is enab					
	0 = Interrupt	request is not e	enabled				

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IE	ADCP0IE		_	—		AC4IE	AC3IE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AC2IE	PWM9IE	PWM8IE	PWM7IE	PWM6IE	PWM5IE	PWM4IE	PWM3IE
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	1 = Interrupt r	DC Pair 1 Conv request is enab request is not e	oled	nterrupt Enable	e bit		
bit 14	1 = Interrupt r	DC Pair 0 Conv request is enab request is not e	oled	nterrupt Enable	e bit		
bit 13-10	Unimplemen	ted: Read as '	0				
bit 9	AC4IE: Analo	g Comparator	4 Interrupt En	able bit			
	•	request is enab request is not e					
bit 8	•	g Comparator		able bit			
	1 = Interrupt r	request is enab	led				
bit 7	AC2IE: Analo	g Comparator	2 Interrupt En	able bit			
	•	request is enab request is not e					
bit 6	PWM9IE: PW	/M9 Interrupt E	nable bit				
	•	request is enab request is not e					
bit 5	PWM8IE: PW	/M8 Interrupt E	nable bit				
		request is enab request is not e					
bit 4	PWM7IE: PW	/M7 Interrupt E	nable bit				
		request is enab request is not e					
bit 3	PWM6IE: PW	/M6 Interrupt E	nable bit				
		request is enab request is not e					
bit 2	PWM5IE: PW	/M5 Interrupt E	nable bit				
		request is enab					
	-	request is not e					
bit 1		/M4 Interrupt E					
		request is enab request is not e					
bit 0	-	/M3 Interrupt E					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_		_	_	_
bit 15							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
0-0	0-0	ADCP7IE	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2
bit 7		ADOI NE	ADOI OIL			ADOI 312	
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 4	1 = Interrupt	DC Pair 6 Conv request is enal request is not e	bled	nterrupt Enabl	e bit		
bit	1 = Interrupt	DC Pair 5 Conv request is enal request is not e	bled	nterrupt Enabl	e bit		
bit	ADCP4IE: A	DC Pair 4 Conv request is enal request is not e	version Done I bled	nterrupt Enabl	e bit		
bit	•	DC Pair 3 Conv		nterrupt Enabl	e bit		
	•	request is enab request is not e					
bit		DC Pair 2 Conv		nterrupt Enabl	e bit		
		request is enab					
	0 = Interrupt	request is not e	enabled				

#### © 2010 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T1IP<2:0>				OC1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>		—		INT0IP<2:0>	
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	•	Timer1 Interrupt					
	111 = Interr	upt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	-	nted: Read as '					
bit 10-8		Output Comparison		-	rity bits		
	111 = Interr	upt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	: Input Capture C		errupt Priority b	oits		
		upt is priority 7 (l					
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0		>: External Interr					
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1	ablad				
	000 = interr	upt source is dis	auleu				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T2IP<2:0>				OC2IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
		IC2IP<2:0>	1011 0	_		DMA0IP<2:0>	1011
bit 7					I		
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as 'o	)'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interru	upt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interru	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o	)'				
bit 10-8		: Output Compa		-	ity bits		
	111 = Interru	upt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	ablad				
bit 7		nted: Read as '(					
bit 6-4	-	Input Capture C		errupt Priority h	ite		
		upt is priority 7 (h			11.5		
	•	"pr. ie p. ie. iy i (i	inglicet prior				
	•						
	• 001 - Interru	upt is priority 1					
		upt is priority i upt source is disa	abled				
bit 3-0		)>: DMA Channe		ansfer Complete	e Interrupt Prio	rity bits	
		upt is priority 7 (ł				<b>,</b>	
	•	, (	5 1	- 1/			
	•						
	•						
	001 = Intern	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>		_		SPI1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	10/00-1	SPI1EIP<2:0>	11/00-0		1\/ VV-1	T3IP<2:0>	11/00-0
bit 7		0111211 (2:0)					bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12		<b>D&gt;:</b> UART1 Rece	-	-			
	111 = Interr	upt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	-	nted: Read as '					
bit 10-8		>: SPI1 Event In	•	•			
	•	upt is priority 7 (I	nignest phon	ty interrupt)			
	•						
	• 001 - Interr	upt is priority 1					
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	•	0>: SPI1 Error Ir		ty bits			
		upt is priority 7 (		-			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		Timer3 Interrupt	-				
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1	ablad				
	000 = interr	upt source is dis	auleu				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_	—	_		DMA1IP<2:0>	
bit 15							b
		DAMO			DAM 4	DALO	<b>D</b> 444 0
U-0	R/W-1	R/W-0 ADIP<2:0>	R/W-0	U-0	R/W-1	R/W-0 U1TXIP<2:0>	R/W-0
		ADIP<2.0>				011716<2.0>	h
bit 7							k
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplomen	ted: Read as '	0'				
	-			(		4 . h !t -	
bit 10-8				-	Interrupt Prior	ty Dits	
		pt is priority 7 (	nignest priorit	ty interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	ADIP<2:0>: /	ADC1 Convers	ion Complete	Interrupt Priori	ty bits		
	111 = Interru	ot is priority 7 (	highest priorit	ty interrupt)			
	•						
	•						
	•						
	• 001 = Interru	ot is priority 1					
	• 001 = Interru 000 = Interru	ot is priority 1 pt source is dis	abled				
bit 3	000 = Interru						
bit 3 bit 2-0	000 = Interru Unimplemen	pt source is dis	0'	ipt Priority bits			
	000 = Interru Unimplemen U1TXIP<2:0>	pt source is dis <b>ted:</b> Read as '	0' smitter Interru				
	000 = Interru Unimplemen U1TXIP<2:0>	pt source is dis <b>ted:</b> Read as ' •: UART1 Tran	0' smitter Interru				
	000 = Interru Unimplemen U1TXIP<2:0>	pt source is dis <b>ted:</b> Read as ' •: UART1 Tran	0' smitter Interru				
	000 = Interru Unimplemen U1TXIP<2:0>	pt source is dis <b>ted:</b> Read as ' •: UART1 Tran pt is priority 7 (	0' smitter Interru				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		CNIP<2:0>				AC1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		MI2C1IP<2:0>		_		SI2C1IP<2:0>	10110
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	CNIP<2:0>:	Change Notifica	ation Interrupt	Priority bits			
	111 = Interru	upt is priority 7 (	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
L:1 4 4		upt source is dis					
bit 11 bit 10-8	-	nted: Read as '		unt Driarity hita			
011 10-0		<ul> <li>Analog Compa upt is priority 7 (I</li> </ul>					
	•		nightest phone	y menupty			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	MI2C1IP<2:	0>: I2C1 Master	Events Interr	rupt Priority bits	3		
	111 = Interru	upt is priority 7 (l	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 3	-	nted: Read as '		e t Dui e site e le ite			
bit 2-0		D>: I2C1 Slave E upt is priority 7 (I					
	•		ingriest priorit	ymenupty			
	•						
	• • 001 – Interr	upt is priority 1					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	_		—	—
bit 15				•			
Γ							
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—		INT1IP<2:0>	
bit 7					•		ł
Legend:							
R = Readable b	bit	W = Writable k	oit	U = Unimplei	mented bit, rea	id as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	າown

bit 2-0 **INT1IP<2:0>:** External Interrupt 1 Priority bits

- 111 = Interrupt is priority 7 (highest priority interrupt)
- .

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

#### 查询dsPIC33FJ64GS606供应商 REGISTER 7-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6 U-0 R/W-1 R/W-0 R/W-0 R/W-0 U-0 R/W-1 R/W-0 OC4IP<2:0> T4IP<2:0> \_\_\_\_ \_\_\_ bit 15 R/W-1 U-0 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 OC3IP<2:0> DMA2IP<2:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' x = Bit is unknown -n = Value at POR '1' = Bit is set '0' = Bit is cleared bit 15 Unimplemented: Read as '0' bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)


1 – Interrupt

001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 8

bit 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
_		U2TXIP<2:0>				U2RXIP<2:0>	-
bit 15					I		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		INT2IP<2:0>		—		T5IP<2:0>	
bit 7							
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimpleme	nted: Read as '0	)'				
bit 14-12	U2TXIP<2:0	>: UART2 Trans	mitter Interre	upt Priority bits			
	111 = Interro	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interro	upt is priority 1					
		upt source is disa	abled				
bit 11	Unimpleme	nted: Read as '0	)'				
bit 10-8	U2RXIP<2:0	)>: UART2 Recei	iver Interrup	t Priority bits			
	111 = Interro	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interro	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0	)'				
bit 6-4	INT2IP<2:0>	-: External Interro	upt 2 Priority	v bits			
	111 = Interro	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interro	upt is priority 1					
		upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0	)'				
bit 2-0	T5IP<2:0>:	Timer5 Interrupt	Priority bits				
	111 = Interro	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	-						
	001 = Interri	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C1IP<2:0> <sup>(1)</sup>		_		C1RXIP<2:0>(1)	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI2IP<2:0>		_	-	SPI2EIP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	it	U = Unimpler	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 15	•	ented: Read as '0		(1)			
bit 14-12		ECAN1 Event Int					
	111 = Interr	rupt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 11	=	ented: Read as '0			(1)		
bit 10-8		0>: ECAN1 Recei			iority bits(")		
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	bled				
bit 7	Unimpleme	ented: Read as '0	,				
bit 6-4	SPI2IP<2:0	>: SPI2 Event Inte	errupt Priority	y bits			
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	bled				
bit 3		ented: Read as '0					
bit 2-0	-	0>: SPI2 Error Int		ty bits			
	111 = Interr	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	•						
	• 001 = Interr	upt is priority 1					



#### 查询dsPIC33FJ64GS606供应商 REGISTER 7-30: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9 U-0 U-0 U-0 R/W-0 R/W-0 U-0 U-0 R/W-1 IC4IP<2:0> \_ \_\_\_\_ \_\_\_\_ \_\_\_\_ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 IC3IP<2:0> DMA3IP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' bit 3 bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	_	—	—	—		MI2C2IP<2:0>	
bit 15		·					bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		SI2C2IP<2:0>		—		—	
bit 7							bit (
Legend:							
R = Readab		W = Writable		•	mented bit, read		
-n = Value a	it POR	'1' = Bit is set	t	0' = Bit is cleared $x = Bit is unknown$			
bit 15-11	Unimplemer	nted: Read as '	0'				
bit 10-8	MI2C2IP<2:0	D>: I2C2 Maste	r Events Inter	rupt Priority bits	6		
	111 = Interru	ıpt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
		pt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 7	Unimplemer	nted: Read as '	0'				
bit 6-4	SI2C2IP<2:0	>: I2C2 Slave I	Events Interru	pt Priority bits			
	111 = Interru	ıpt is priority 7 (	highest priori	ty interrupt)			
	•						
	•						
	-						
	001 = Interru	pt is priority 1					
		ipt is priority 1 ipt source is dis	abled				

#### DS70591C-page 160

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-
_	_	—		—		INT4IP<2:0>	
bit 15		·	•		•		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		INT3IP<2:0>			_	—	_
bit 7							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimpleme	nted: Read as '	0'				
bit 10-8	INT4IP<2:0	External Interi	upt 4 Priority	y bits			
	111 = Interr	upt is priority 7 (	highest prior	ity interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4	INT3IP<2:0	External Interior	rupt 3 Priority	y bits			
	111 = Interr	upt is priority 7 (	highest prior	ity interrupt)			
	•						
	•						

bit 3-0 Unimplemented: Read as '0'

查询dsPIC REGISTER	33FJ64GS606 7-33: IPC14	供应商 EINTERRUPI		CONTROL	REGISTER 14	4	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	—		QEI1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		PSEMIP<2:0>		_	_	_	_
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
R = Readable bit  VV = VVritable bit -n = Value at POR  (1' = Bit is set				'0' = Bit is cle			
bit 10-8	111 = Interru • • 001 = Interru	•: QEI1 Interrup upt is priority 7 (I upt is priority 1 upt source is dis	nighest priori	ty interrupt)			
bit 7	Unimplemer	nted: Read as '	כ'				
bit 6-4	111 = Interru • • 001 = Interru	PWM Special pt is priority 7 (I upt is priority 1 upt source is dis	nighest priori	•	rity bits		
bit 3-0		nted: Read as '					
	-						

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-
—	_	—	—	—		U2EIP<2:0>	
bit 15				·			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		U1EIP<2:0>		_	_	_	
bit 7							
Legend:							
R = Readab	le bit	W = Writable k	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 10-8	111 = Interru • • 001 = Interru	UART2 Error Ir pt is priority 7 (h pt is priority 1 pt source is disa	ighest priori	•			
	000 = Interru						
bit 7		nted: Read as '0	'				

#### $\ensuremath{\textcircled{}^{\odot}}$ 2010 Microchip Technology Inc.

#### 查询dsPIC33FJ64GS606供应商

REGISTER 7-35: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	_	(	C1TXIP<2:0> <sup>(1)</sup>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		_	—	_	_	—	
bit 7					•		bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15-11	Unimplemen	ted: Read as '	כי				
bit 10-8	C1TXIP<2:0>	ECAN1 Trans	smit Data Rec	quest Interrupt	Priority bits <sup>(1)</sup>		
		pt is priority 7 (I					
	•						
	•						
	•						
	001 = Interru						
		pt source is dis					
bit 7-0	Unimplemen	ted: Read as '	כי				

Note 1: Interrupts disabled on devices without ECAN<sup>™</sup> modules

REGISTER 7-3	86: IPC18	: INTERRUP		Y CONTROL I	REGISTER 1	8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		QEI2IP<2:0>			_		
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PSESMIP<2:0>	>	_	_	—	_
bit 7							
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	111 = Interru • • 001 = Interru	: QEI2 Interrup pt is priority 7 ( pt is priority 1 pt source is dis	highest prior				
bit 11-7	Unimplemer	nted: Read as '	0'				
bit 6-4	PSESMIP<2:	:0>: PWM Spec	ial Event Se	condary Match	Interrupt Priori	ity bits	
	• • 001 = Interru	pt is priority 7( pt is priority 1 pt source is dis		ity interrupt)			
	000 = Interval	ipi source is uis					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		ADCP10IP<2:0:	>	_		ADCP9IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		ADCP8IP<2:0>	•		—	_	—
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
-:- 4 5	Unimulan	stade Daad as (	o'				
oit 15	-	nted: Read as '					
bit 14-12		2:0>: ADC Pair			pt 1 Priority bits	5	
		pt is priority 7 (	nignest phon	ty interrupt)			
	•						
	•						
	001 – Interru	pt is priority 1					
		pt source is dis	abled				
bit 11	000 = Interru						
	000 = Interru Unimplemer	pt source is dis	0'	Done Interrupt	1 Priority bits		
	000 = Interru Unimplemer ADCP9IP<2:	ipt source is dis nted: Read as '	0' Conversion	-	1 Priority bits		
	000 = Interru Unimplemer ADCP9IP<2:	ipt source is dis <b>ted:</b> Read as ' <b>0&gt;:</b> ADC Pair 9	0' Conversion	-	1 Priority bits		
	000 = Interru Unimplemer ADCP9IP<2:	ipt source is dis <b>ted:</b> Read as ' <b>0&gt;:</b> ADC Pair 9	0' Conversion	-	1 Priority bits		
	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru •	nted: Read as ' nted: Read as ' no: ADC Pair 9 npt is priority 7 (	0' Conversion	-	1 Priority bits		
	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru • • 001 = Interru	ipt source is dis <b>ted:</b> Read as ' <b>0&gt;:</b> ADC Pair 9	<sup>0'</sup> Conversion highest priorit	-	1 Priority bits		
bit 10-8	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru • • 001 = Interru 000 = Interru	<pre>ipt source is dis nted: Read as ' i0&gt;: ADC Pair 9 ipt is priority 7 ( ipt is priority 1</pre>	<sub>0</sub> ' Conversion highest priori abled	-	1 Priority bits		
bit 10-8	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru • • 001 = Interru 000 = Interru Unimplemer	<ul> <li>apt source is dis</li> <li>apt source is dis</li> <li>apt : Read as for the second s</li></ul>	<sup>0'</sup> Conversion highest priorit abled 0'	ty interrupt)			
bit 10-8	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru • • 001 = Interru 000 = Interru Unimplemer ADCP8IP<2:	<ul> <li>apt source is dis</li> <li>apt source is dis</li> <li>apt : ADC Pair 9</li> <li>apt is priority 7 (</li> <li>apt is priority 1</li> <li>apt source is dis</li> <li>apted: Read as (</li> </ul>	0' Conversion highest priorit abled 0' Conversion	ty interrupt) Done Interrupt			
bit 10-8	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru • • 001 = Interru 000 = Interru Unimplemer ADCP8IP<2:	<ul> <li>apt source is dis</li> <li>apt source is dis</li> <li>apt Read as '</li> <li>apt is priority 7 (</li> <li>apt is priority 1</li> <li>apt source is dis</li> <li>apt Read as '</li> <li>apt ADC Pair 8</li> </ul>	0' Conversion highest priorit abled 0' Conversion	ty interrupt) Done Interrupt			
bit 11 bit 10-8 bit 7 bit 6-4	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru • • 001 = Interru 000 = Interru Unimplemer ADCP8IP<2:	<ul> <li>apt source is dis</li> <li>apt source is dis</li> <li>apt Read as '</li> <li>apt is priority 7 (</li> <li>apt is priority 1</li> <li>apt source is dis</li> <li>apt Read as '</li> <li>apt ADC Pair 8</li> </ul>	0' Conversion highest priorit abled 0' Conversion	ty interrupt) Done Interrupt			
bit 10-8	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru 001 = Interru 000 = Interru Unimplemer ADCP8IP<2: 111 = Interru	pt source is dis nted: Read as ( 0>: ADC Pair 9 pt is priority 7 ( pt is priority 1 pt source is dis nted: Read as ( 0>: ADC Pair 8 pt is priority 7 (	0' Conversion highest priorit abled 0' Conversion	ty interrupt) Done Interrupt			
bit 10-8	000 = Interru Unimplemer ADCP9IP<2: 111 = Interru 001 = Interru 000 = Interru Unimplemer ADCP8IP<2: 111 = Interru	<ul> <li>apt source is dis</li> <li>apt source is dis</li> <li>apt Read as '</li> <li>apt is priority 7 (</li> <li>apt is priority 1</li> <li>apt source is dis</li> <li>apt Read as '</li> <li>apt ADC Pair 8</li> </ul>	0' Conversion highest priori abled 0' Conversion highest priori	ty interrupt) Done Interrupt			

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_		—	_
bit 15							
		DAMA	DAMO		D MAL A	DAMA	DAA
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-
	F	ADCP12IP<2:0>	•	—	A	DCP11IP<2:0>	
bit 7							
Legend:							
R = Readable b		W = Writable k	bit	-	mented bit, read		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15-7	Unimplemen	ted: Read as '0	,,				
bit 6-4	-			n Dono Intorru	unt 1 Driarity hita		
DIL 0-4		pt is priority 7 (h			pt 1 Priority bits		
	•	pr is priority 7 (i	lighest phone	y interrupt)			
	•						
	•						
	001 = Interru						
		pt source is disa					
bit 3	Unimplemen	ted: Read as '0	)'				
bit 2-0	ADCP11IP<2	:0>: ADC Pair ?	11 Conversio	n Done Interru	pt 1 Priority bits		
	111 = Interru	pt is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
	•	nt in priority 1					
	001 = Interru	puis priority 1					

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		PWM2IP<2:0>		_		PWM1IP<2:0>	1411 0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	_
bit 7		4		•			bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	' = Bit is cleared x = Bit is unknow		nown
	PWM2IP<2	ented: Read as ' :0>: PWM2 Inter oupt is priority 7 (	rupt Priority b				
bit 15 bit 14-12	PWM2IP<2		rupt Priority b				
	PWM2IP<2: 111 = Interr • • 001 = Interr	:0>: PWM2 Inter	rupt Priority b highest priorit				
bit 14-12	PWM2IP<2. 111 = Interr • • 001 = Interr 000 = Interr	: <b>0&gt;:</b> PWM2 Inter upt is priority 7 ( upt is priority 1	rupt Priority b highest priorit abled				
bit 14-12 bit 11	PWM2IP<2 111 = Interr • • 001 = Interr 000 = Interr Unimpleme PWM1IP<2	:0>: PWM2 Inter upt is priority 7 ( upt is priority 1 upt source is dis ented: Read as ' :0>: PWM1 Inter	rupt Priority b highest priorit abled 0' rupt Priority b	y) its			
bit 14-12 bit 11	PWM2IP<2 111 = Interr • • 001 = Interr 000 = Interr Unimpleme PWM1IP<2	:0>: PWM2 Inter upt is priority 7 ( upt is priority 1 upt source is dis ented: Read as '	rupt Priority b highest priorit abled 0' rupt Priority b	y) its			
bit 14-12 bit 11	PWM2IP<2 111 = Interr • • 001 = Interr 000 = Interr Unimpleme PWM1IP<2	:0>: PWM2 Inter upt is priority 7 ( upt is priority 1 upt source is dis ented: Read as ' :0>: PWM1 Inter	rupt Priority b highest priorit abled 0' rupt Priority b	y) its			
bit 14-12 bit 11	PWM2IP<2 111 = Interr • • 001 = Interr 000 = Interr Unimpleme PWM1IP<2	:0>: PWM2 Inter upt is priority 7 ( upt is priority 1 upt source is dis ented: Read as ' :0>: PWM1 Inter	rupt Priority b highest priorit abled 0' rupt Priority b	y) its			
	PWM2IP<2 111 = Interr 001 = Interr 000 = Interr Unimpleme PWM1IP<2 111 = Interr 001 = Interr	:0>: PWM2 Inter upt is priority 7 ( upt is priority 1 upt source is dis ented: Read as ' :0>: PWM1 Inter	rupt Priority b highest priorit abled 0' rupt Priority b highest priorit	y) its			

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		PWM6IP<2:0>		—		PWM5IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		PWM4IP<2:0>				PWM3IP<2:0>	
bit 7							
Legend:							
R = Readable		W = Writable		-	emented bit, re		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	Unimpler	nented: Read as '	٥'				
bit 14-12	-	<2:0>: PWM6 Inter		hits			
		errupt is priority 7 (					
	•		0 1	5,			
	•						
	•						
		errupt is priority 1 errupt source is dis	abled				
bit 11	Unimpler	nented: Read as '	0'				
bit 10-8	PWM5IP<	<2:0>: PWM5 Inter	rupt Priority	bits			
	111 = Inte	errupt is priority 7 (	highest prior	ity)			
	•						
	•						
	•	, <u>,</u>					
		errupt is priority 1 errupt source is dis	abled				
bit 7		nented: Read as '					
bit 6-4	-	<2:0>: PWM4 Inter		hits			
		errupt is priority 7 (					
	•		geet pe.				
	•						
	•						
		errupt is priority 1 errupt source is dis	abled				
bit 3	Unimpler	nented: Read as '	0'				
bit 2-0		<2:0>: PWM3 Inter					
	111 = Inte	errupt is priority 7 (	nighest prior	ity)			
	•						
	•						
	- 001 – Inte	errupt is priority 1					
	001 = Interversion 000 = Interversion						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AC2IP<2:0>		_		PWM9IP<2:0>	
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		PWM8IP<2:0>		—		PWM7IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as '	כ'				
bit 14-12	AC2IP<2:0>:	Analog Compa	arator 2 Interr	upt Priority bits	6		
	111 = Interru	pt is priority 7 (I	highest priorit	ty)			
	•						
	•						
	•						
	001 = Interru	pt is priority 1 pt source is dis	abled				
bit 11		ited: Read as '					
bit 10-8	-	>: PWM9 Inter		oits			
		pt is priority 7 (I	-				
	•						
	•						
	•						
		pt is priority 1 pt source is dis	abled				
bit 7		ited: Read as '					
bit 6-4	-	>: PWM8 Inter		nits			
		pt is priority 7 (I					
	•	F F		- , ,			
	•						
	•						
		pt is priority 1 pt source is dis	abled				
bit 3		ited: Read as 'o					
bit 2-0	-	>: PWM7 Inter		oits			
		pt is priority 7 (I					
	•						
	•						
	•	pt is priority 1					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-C	
	—	—		—	—	—		
bit 15								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W	
_		AC4IP<2:0>		_		AC3IP<2:0>		
bit 7								
Legend:								
R = Readab	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	own	
bit 6-4	111 = Interru • •	: Analog Compa ipt is priority 7 (h						
	001 = Interrupt is priority 1 000 = Interrupt source is disabled							
	Unimplemented: Read as '0'							
bit 3 bit 2-0	-	: Analog Compa						

					REGISTER 27		<b>D</b> 444 0				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		ADCP1IP<2:0>				ADCP0IP<2:0>					
bit 15							bit				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	_	—	_	—	_	_					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15	Unimpleme	nted: Read as '	)'								
bit 14-12	ADCP1IP<2	::0>: ADC Pair 1	Conversion	Done Interrupt I	Priority bits						
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)							
	•										
	001 = Interrupt is priority 1										
	000 = Interr	upt source is dis	abled								
bit 11	Unimpleme	nted: Read as '	)'								
bit 10-8	ADCP0IP<2	ADCP0IP<2:0>: ADC Pair 0 Conversion Done Interrupt Priority bits									
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	• 001 = Intern	upt is priority 1									
		upt is phoney if	abled								

bit 7-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		ADCP5IP<2:0>		_		ADCP4IP<2:0>					
bit 15							bi				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	10/00-1	ADCP3IP<2:0>	10/00-0		1 1 / V V - 1	ADCP2IP<2:0>	10,00-0				
bit 7							bi				
Legend:											
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, re	ead as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	own				
					oulou		•				
bit 15	Unimplem	ented: Read as '0	)'								
bit 14-12	-			Done Interrupt	Priority bits						
	ADCP5IP<2:0>: ADC Pair 5 Conversion Done Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	• 001 = Interrupt is priority 1										
		rupt source is disa	abled								
bit 11	Unimplem	ented: Read as 'd	)'								
bit 10-8	ADCP4IP<2:0>: ADC Pair 4 Conversion Done Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 7	Unimplem	ented: Read as 'o	)'								
bit 6-4	ADCP3IP<2:0>: ADC Pair 3 Conversion Done Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
		rrupt is priority 1 rrupt source is disa	abled								
bit 3		ented: Read as 'd									
bit 2-0	ADCP2IP<2:0>: ADC Pair 2 Conversion Done Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	•										
	$()() = Int \Delta r$	rrupt is priority 1									

REGIŜTER	R 7-45: IPC29:	INTERRUP	PRIORITY	CONTROL I	REGISTER 29											
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0									
	—		—		—	—	—									
bit 15							bit									
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0									
0-0		ADCP7IP<2:0>		0-0		ADCP6IP<2:0>	N/W-0									
bit 7	/		•			ADCF0F<2.0>	bit									
							Dit									
Legend:																
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'												
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own									
bit 15-7	Unimplemen	ted: Read as '	0'													
bit 6-4	ADCP7IP<2:0>: ADC Pair 7 Conversion Done Interrupt 1 Priority bits															
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>															
	•															
	•															
	001 = Interrupt is priority 1															
	000 = Interru	pt source is dis	abled													
bit 3	Unimplemen	ted: Read as '	0'													
bit 2-0	ADCP6IP<2:0	ADCP6IP<2:0>: ADC Pair 6 Conversion Done Interrupt 1 Priority bits														
	111 = Interru	111 = Interrupt is priority 7 (highest priority interrupt)														
	•															
	•															
	001 = Interru	ot is priority 1														
			ablad													

000 = Interrupt source is disabled

REGISTER	7-46: INTT	REG: INTERR	UPI CONI	ROL AND ST	ATUS REGI	STER							
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0						
_	_		_		ILF	R<3:0>							
bit 15													
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
_				VECNUM<6:0	>								
bit 7													
Legend:													
R = Readable	e bit	W = Writable	bit	U = Unimplen		ad as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown						
bit 15-12	Unimpleme	ented: Read as '	0'										
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits												
	1111 = CP	U Interrupt Priorit	y Level is 18	5									
	•												
	•												
	• 0001 = CPU Interrupt Priority Level is 1												
	0000 = CPU Interrupt Priority Level is 0												
bit 7	Unimpleme	ented: Read as '	0'										
bit 6-0	-			lina Interrupt bits									
	VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt vector pending is number 135												
	•												
	•												
						•							

#### 查询dsPIC33FJ64GS606供应商 7.4 Interrupt Setup Procedures

#### 7.4.1 INITIALIZATION

Complete the following steps to configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note:		At a device Reset, the IPCx registers are									
	initialized such that all user interrupt										
	sources ar	e assi	gned	to p	riority	level 4.					

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

The following steps outline the procedure to disable all user interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value EOh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

#### 查询dsPIC33FJ64GS606供应商

#### 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., the UART Receive register and Input Capture 1 buffer) and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

Note: The DMA module is not available on dsIPC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406 devices.

The peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	—
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	
IC3 – Input Capture 3	0100101	0x0148 (IC3BUF)	
IC4 – Input Capture 4	0100110	0x0148C (IC4BUF)	
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
OC3 – Output Compare 3 Data	0011001	—	0x018E (OC3R)
OC3 – Output Compare 3 Secondary Data	0011001	—	0x018C (OC3RS)
OC4 – Output Compare 4 Data	0011010	—	0x0194 (OC4R)
OC4 – Output Compare 4 Secondary Data	0011010	—	0x0192 (OC4RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
TMR4 – Timer4	0011011	—	—
TMR5 – Timer5	0011100	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)

#### TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

#### 查询dsPIC33FJ64GS606供应商

The DMA controller features four identical data transfer channels. Each channel has its own set of control and STATUS registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers.


For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

#### 8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, or 3) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of STATUS registers, DMACS0 and DMACS1, are common to all DMAC channels.



#### FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
CHEN	SIZE	DIR	HALF	NULLW	—	—	—			
bit 15										
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-(			
_		AMOD	E<1:0>	_	_	MODE	<1:0>			
bit 7										
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
bit 15	CHEN: Char	nnel Enable bit								
bit 15	1 = Channel									
	0 = Channel									
bit 14	SIZE: Data Transfer Size bit									
	1 = Byte 0 = Word									
bit 13	DIR: Transfe	er Direction bit (s	ource/destin	ation bus select)						
				to peripheral add to DMA RAM add						
bit 12	-		-	terrupt Select bit						
	<ul> <li>1 = Initiate block transfer complete interrupt when half of the data has been moved</li> <li>0 = Initiate block transfer complete interrupt when all of the data has been moved</li> </ul>									
bit 11			-	-	e data nas be	en moved				
bit 11		NULLW: Null Data Peripheral Write Mode Select bit								
	<ul> <li>1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)</li> <li>0 = Normal operation</li> </ul>									
bit 10-6	Unimpleme	nted: Read as '	0'							
bit 5-4	AMODE<1:0	)>: DMA Chann	el Operating	Mode Select bits	5					
	11 = Reserved									
		eral Indirect Add								
	•	er Indirect withou er Indirect with P								
bit 3-2	-	nted: Read as '								
bit 1-0	MODE<1:0>	: DMA Channel	Operating M	lode Select bits						
	<b>MODE&lt;1:0&gt;:</b> DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)									
	<ul> <li>11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)</li> <li>10 = Continuous, Ping-Pong modes enabled</li> </ul>									
	10 = Continu		modes enal							

#### 查询dsPIC33FJ64GS606供应商

#### REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
FORCE <sup>(1)</sup>		_	_	_	—	_				
bit 15						•	bit 8			
U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—				IRQSEL<6:0>	(2)					
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
bit 15	FORCE: For	ce DMA Transfe	er bit <sup>(1)</sup>							
		ingle DMA tran	•	,						
	0 = Automatio	c DMA transfer	initiation by D	MA request						
bit 14-7	Unimplemen	ted: Read as '	o'							
bit 6-0	IRQSEL<6:0	>: DMA Periphe	eral IRQ Num	ber Select bits	(2)					
	0000000-11	11111 <b>= DMAI</b>	RQ0-DMAIRC	Q127 selected t	to be Channel D	MAREQ				
Note 1 T	The FORCE hit o	annot ha clear	ad by the use		bit is cleared h	w hardware wł	on the forced			

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
  - **2:** See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

### 查询dsPIC33FJ64GS606供应商

#### REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

#### REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				3<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

#### 查询dsPIC33FJ64GS606供应商

#### REGISTER 8-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-			PAI	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

#### bit 15-0 PAD<15:0>: Peripheral Address Register bits

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
  - **2**: See Table 8-1 for a complete list of peripheral addresses.

#### **REGISTER 8-6:** DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	—		—	CNT<	9:8> <sup>(2)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0>			
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits<sup>(2)</sup>

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

**2:** Number of DMA transfers = CNT<9:0> + 1.

#### 查询dsPIC33FJ64GS606供应商 **REGISTER 8-7:** DMACS0: DMA CONTROLLER STATUS REGISTER 0 U-0 U-0 U-0 U-0 R/C-0 R/C-0 R/C-0 R/C-0 \_\_\_\_ \_\_\_\_ PWCOL3 PWCOL2 PWCOL1 PWCOL0 \_ \_\_\_\_ bit 15 bit 8 U-0 U-0 U-0 U-0 R/C-0 R/C-0 R/C-0 R/C-0 XWCOL3 XWCOL2 XWCOL1 XWCOL0 \_\_\_\_\_ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11 PWCOL3: Channel 3 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 10 PWCOL2: Channel 2 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 9 PWCOL1: Channel 1 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 8 PWCOL0: Channel 0 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected Unimplemented: Read as '0' bit 7-4 bit 3 XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 2 XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 1 XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 0 XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

### 查询dsPIC33FJ64GS606供应商

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1			
		_	_		LSTC	H<3:0>				
bit 15				·			bit 8			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
	_		—	PPST3	PPST2	PPST1	PPST0			
bit 7							bit (			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value at POR		'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-12	•	ted: Read as								
oit 11-8	LSTCH<3:0>: Last DMA Channel Active bits									
	1111 = No DMA transfer has occurred since system Reset									
	1110-0100 = Reserved 0011 = Last data transfer was by DMA Channel 3									
	0011 = Last data transfer was by DMA Channel 30010 = Last data transfer was by DMA Channel 2									
	0001 = Last data transfer was by DMA Channel 1									
		data transfer w								
bit 7-4	Unimplemen	ted: Read as	0'							
bit 3	PPST3: Char	nel 3 Ping-Po	ng Mode Statu	is Flag bit						
	1 = DMA3ST	B register sele	cted							
	0 = DMA3STA	A register sele	cted							
bit 2	PPST2: Char	nnel 2 Ping-Po	ng Mode Statu	is Flag bit						
		1 = DMA2STB register selected								
		A register sele								
bit 1		PPST1: Channel 1 Ping-Pong Mode Status Flag bit								
		B register sele								
		A register sele								
bit 0	PPST0: Char	nel 0 Ping-Po	ng Mode Statu	is Flag bit						
				0						
		B register sele A register sele		5						

### 查询dsPIC33FJ64GS606供应商

### REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	it	W = Writable bi	it	U = Unimpleme	nted bit, rea	id as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

查询dsPIC33FJ64GS606供应商 NOTES:


### 查询do<sup>PIC3</sup>35161(CSA96供应商 CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.
- Auxiliary PLL for ADC and PWM

A simplified diagram of the oscillator system is shown in Figure 9-1.



#### TOURE 9-1-3FJ645Pic33FJ3265406/606/608/610 and dsPIC33FJ64GS406/606/608/610 OSCILLATOR SYSTEM DIAGRAM

### 查询dsPIC33FJ64GS606供应商

#### 9.1 CPU Clocking System

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices provide six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS, or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with Postscaler
- Secondary (LP) Oscillator

#### 9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4).

#### 9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 24.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected), FOSC, is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device and speeds up to 40 MHz are supported by the dsPIC33FJ32GS406/606/ 608/610 and dsPIC33FJ64GS406/606/608/610 architecture.

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.

# EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Oscillator Mode	<b>Oscillator Source</b>	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary Oscillator (SOSC)	Secondary	xx	100	
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	_
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

### TABLE BIA 33F CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

#### 9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by Equation 9-2.

#### EQUATION 9-2: Fosc CALCULATION


Fosc = Fin \* 
$$\left(\frac{M}{N1*N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL (see Equation 9-3).

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3:	XT WITH PLL MODE
	EXAMPLE

FCY = 
$$\frac{\text{Fosc}}{2} = \frac{1}{2} \left( \frac{10000000 * 32}{2 * 2} \right) = 40 \text{ MIPS}$$





#### 9.2 Auxiliary Clock Generation

The auxiliary clock generation is used for a peripherals that need to operate at a frequency unrelated to the system clock such as a PWM or ADC.

Note: To achieve 1.04 ns PWM resolution, the auxiliary clock must be set up for 120 MHz.

The primary oscillator and internal FRC oscillator sources can be used with an auxiliary PLL to obtain the auxiliary clock. The auxiliary PLL has a fixed 16x multiplication factor.

Note:	If the primary PLL is used as a source for
	the auxiliary clock, then the primary PLL
	should be configured up to a maximum
	operation of 30 MIPS or less.

#### 9.3 Reference Clock Generation

The reference clock output logic provides the user with the ability to output a clock signal based on the system clock or the crystal oscillator on a device pin. The user application can specify a wide range of clock scaling prior to outputting the reference clock.

U-0	R-y	R-y	R-y	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>	-	—		NOSC<2:0>(2)	
bit 15							bit
R/W-0	U-0	R-0	U-0	R/C-0	U-0	U-0	R/W-0
CLKLOCK		LOCK		CF	_		OSWEN
bit 7							bit
Legend:		v – Value set f	rom Configu	ration bits on P	OR		
R = Readable	e hit	W = Writable b	•		nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
n – valuo at	i on						
bit 15	-	ted: Read as '0					
bit 14-12		Current Oscillat		bits (read-only	)		
		C oscillator (FR					
		C oscillator (FR) y oscillator (XT,					
		y oscillator (XT,		h PI I			
		dary oscillator (S					
		ower RC oscillat					
		C oscillator (FR					
		C oscillator (FR	-	e-by-n			
bit 11	•	ted: Read as '0		(2)			
bit 10-8		New Oscillator		S(-/			
		C oscillator (FR) C oscillator (FR)					
		y oscillator (XT,					
		y oscillator (XT,		h PLL			
		dary oscillator (S					
		ower RC oscillat		a by 16			
		C oscillator (FR) C oscillator (FR)					
bit 7		lock Lock Enab	-	c by fi			
		ing is enabled a		disabled. (FOS	SC <fcksm> =</fcksm>	: 0b01):	
		itching is disable				<u> </u>	
	0 = Clock sw	itching is enable	ed, system c	lock source car	n be modified b	y clock switchin	g
bit 6	Unimplemen	ted: Read as '0	,				
bit 5	LOCK: PLL L	ock Status bit (r	ead-only)				
		that PLL is in lo					
		that PLL is out o		-up timer is in p	rogress or PLL	is disabled	
bit 4	•	ted: Read as '0					
bit 3		il Detect bit (rea		oplication)			
		as detected cloc as not detected					
bit 2-1		ted: Read as '0					
bit 0	-	cillator Switch E					
bit 0		oscillator switch		specified by N	OSC-2:05 hits		
	•	r switch is comp			CCC ~2.07 Dilo		
	Vrites to this regis the <i>"dsPIC33F</i>						
		-			-	-	
	Pirect clock switch	nes between any ck switches in eit					

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W
ROI		DOZE<2:0>		DOZEN <sup>(1)</sup>		FRCDIV<2:0>	
bit 15				- F			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
PLLP	OST<1:0>	—			PLLPRE<4:0	)>	
bit 7							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	1 = Interrup	er on Interrupt bi ts will clear the I ts have no effec	DOZEN bit a		r clock/periph	eral clock ratio is	set to 1
bit 14-12	000 = Fcy/1 001 = Fcy/2 010 = Fcy/4 011 = Fcy/8 100 = Fcy/1 101 = Fcy/3 110 = Fcy/6 111 = Fcy/1	(default) 6 2 4					
bit 11	1 = DOZE<	ze Mode Enable 2:0> field specifi or clock/periphe	ies the ratio b		pheral clocks	and the process	or clock
bit 10-8	FRCDIV<2:0 000 = FRC 0 001 = FRC 0 010 = FRC 0 100 = FRC 0 101 = FRC 0 101 = FRC 0	D>: Internal Fast divide by 1 (defa divide by 2 divide by 4 divide by 8 divide by 16 divide by 32	RC Oscillato	or Postscaler bits	3		
bit 7-6	00 = Output/ 01 = Output/ 10 = Reserv 11 = Output/	/2 /4 (default) ed /8		er Select bits (als	so denoted as	s 'N2', PLL posts	caler)
bit 5		nted: Read as '					
bit 4-0		ut/2 (default)	Detector Inpu	ut Divider bits (al	so denoted a	s 'N1', PLL presc	aler)

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

REGISTER	335J64G5606			ISOR REGI	STER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	_		—	—	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	V<7:0>			
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemen	ted: Read as '	כ'				
bit 8-0	PLLDIV<8:0>	: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mul	ltiplier)	
	000000000 =	= 2					
	000000001 =	-					
	000000010 =	= 4					
	•						
	•						
	•						
	000110000 =	= 50 (default)					
	•						
	•						
	•						

111111111 = 513

#### 查询dsPIC33FJ64GS606供应商 **OSCTUN: OSCILLATOR TUNING REGISTER REGISTER 9-4:** U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 \_ \_\_\_ \_\_\_\_ \_\_\_ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 TUN<5:0>(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits(1) 011111 = Center frequency + 11.625% (8.23 MHz) 011110 = Center frequency + 11.25% (8.20 MHz) 000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency -0.375% (7.345 MHz) 100001 = Center frequency -11.625% (6.52 MHz)

- 100000 = Center frequency -12% (6.49 MHz)
  Note 1: OSCTUN functionality has been provided to help customers compensate for temp
- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

© 2010 Microchip Technology Inc.

R/W-0	R-0	R/W-1	U-0	U-0	ONTROL RE R/W-1	R/W-1	R/W-1			
ENAPLL	APLLCK	SELACLK	_	_	AI	PSTSCLR<2:0	>			
bit 15							bit 0			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
ASRCSEL	FRCSEL	—	_		—	—				
bit 7										
Legend:										
R = Readabl	le bit	W = Writable b	it	U = Unimplen	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15	ENAPLL: Auxiliary PLL Enable bit									
	1 = APLL is enabled									
	0 = APLL is o	disabled								
bit 14	APLLCK: APLL Locked Status bit (read-only)									
	1 = Indicates that auxiliary PLL is in lock									
0 = Indicates that auxiliary PLL is not in lock										
oit 13	<b>SELACLK:</b> Select Auxiliary Clock Source for Auxiliary Clock Divider bit 1 = Auxiliary Oscillators provides the source clock for auxiliary clock divider									
	1 = Auxiliary Oscillators provides the source clock for auxiliary clock divider $0 = Primary PLL (Fvco) provides the source clock for auxiliary clock divider$									
bit 12-11	-	nted: Read as '0			, , , , , , , , , , , , , , , , , , , ,					
bit 10-8	APSTSCLR<2:0>: Auxiliary Clock Output Divider bits									
	111 = Divided by 1									
	110 = Divided by  2									
	101 = Divided by 4 100 = Divided by 8									
	011 = Divide									
	010 = Divided by  32									
	001 = Divided by 64									
L:1 7	000 = Divided by 256 ASRCSEL: Select Reference Clock Source for Auxiliary Clock bit									
bit 7				ce for Auxiliary	CIOCK DIT					
	<ul> <li>1 = Primary oscillator is the clock source</li> <li>0 = No clock input is selected</li> </ul>									
bit 6		elect Reference (		e for Auxiliarv Pl	LL bit					
		RC clock for auxi		,						
		ck source is dete		SRCSEL bit se	tting					

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-		
ROON	_	ROSSLP	ROSEL		RODIV	′<3:0> <sup>(1)</sup>			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		_	_	—	_	—	— —		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	ROON: Ref	erence Oscillator	r Output Enab	ole bit					
		ce oscillator outp		n REFCLK0 pir	ı				
	0 = Referen	ce oscillator outp	out disabled						
bit 14	Unimplemented: Read as '0'								
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit								
	<ul> <li>1 = Reference oscillator output continues to run in Sleep</li> <li>0 = Reference oscillator output is disabled in Sleep</li> </ul>								
bit 12	ROSEL: Reference Oscillator Source Select bit								
		or crystal used as clock used as th							
bit 11-8	-	>: Reference Os							
	1111 = Reference clock divided by 32,768								
	1110 = Reference clock divided by 16,384								
	1101 = Reference clock divided by 8,192 1100 = Reference clock divided by 4,096								
	1011 = Reference clock divided by 2,048 1010 = Reference clock divided by 1,024								
	1001 = Reference clock divided by 512								
		erence clock divi							
	0111 = Reference clock divided by 128 0110 = Reference clock divided by 64								
		erence clock divi	,						
		erence clock divi							
	0011 = Refe	erence clock divi	ded by 8						
		erence clock divi							
	0001 = Refe	erence clock divi	ded by 2						
		erence clock							

**Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.

#### 查询dsPIC33FJ64GS606供应商 9.4 Clock Switching Operation

Applications are free to switch among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices have a safeguard lock built into the switch process.

Note: Primary oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

#### 9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 9.4.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC Status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically

and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) Status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC Status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F Family Reference Manual" for details.

#### 9.5 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then, the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

#### 查询dspic33FI640S606供应查 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

#### 10.1 Clock Frequency and Clock Switching

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/608/610 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "**Oscillator Configuration**".

#### 10.2 Instruction-Based Power-Saving Modes

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

#### 10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate. This includes the items such as the input change notification on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE; Put the device into SLEEP modePWRSAV #IDLE\_MODE; Put the device into IDLE mode

### 

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.5 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake-up from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

#### 10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

#### 10.4 PWM Power-Saving Features

Typically, many applications need either a high resolution duty cycle or phase offset (for fixed frequency operation) or a high resolution PWM period for variable frequency modes of operation (such as Resonant mode). Very few applications require both high resolution modes simultaneously.

The HRPDIS and the HRDDIS bits in the AUXCONx registers permit the user to disable the circuitry associated with the high resolution duty cycle and PWM period to reduce the operating current of the device.

If the HRDDIS bit is set, the circuitry associated with the high resolution duty cycle, phase offset, and dead time for the respective PWM generator is disabled. If the HRPDIS bit is set, the circuitry associated with the high resolution PWM period for the respective PWM generator is disabled.

When the HRPDIS bit is set, the smallest unit of measure for the PWM period is 8.32 ns.

If the HRDDIS bit is set, the smallest unit of measure for the PWM duty cycle, phase offset and dead time is 8.32 ns.

### 查询信号IC3PEripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and STATUS registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD <sup>(1)</sup>	—	
bit 15	÷		•	•		· ·	bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	ADCMD	
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own	
bit 15		r5 Module Disat						
		nodule is disable nodule is enable						
bit 14		r4 Module Disat	-					
	1 = Timer4 n	nodule is disable	ed					
	0 = Timer4 n	nodule is enable	d					
bit 13		r3 Module Disat						
		nodule is disable nodule is enable						
bit 12		r2 Module Disat						
	1 = Timer2 module is disabled							
	0 = Timer2 n	nodule is enable	d					
bit 11	T1MD: Timer1 Module Disable bit							
	1 = Timer1 module is disabled 0 = Timer1 module is enabled							
h:+ 40								
bit 10		QEI1MD: QEI1 Module Disable bit 1 = QEI1 module is disabled						
		dule is enabled						
bit 9	PWMMD: P\	WM Module Disa	able bit <sup>(1)</sup>					
		odule is disabled						
		odule is enabled						
bit 8	-	nted: Read as '						
bit 7		C1 Module Disat dule is disabled	ble bit					
		dule is enabled						
bit 6	<b>U2MD</b> : UAR	T2 Module Disa	ble bit					
	1 = UART2 r	nodule is disabl	ed					
		module is enable						
bit 5		T1 Module Disa						
		nodule is disabl nodule is enable						
bit 4		12 Module Disat						
~·· ·		dule is disabled						
	=							

Note 1: Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be reinitialized.

#### 查询dsPIC33FJ64GS606供应商 REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 SPI1MD: SPI1 Module Disable bit
  - 1 = SPI1 module is disabled
  - 0 = SPI1 module is enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 C1MD: ECAN1 Module Disable bit
  - 1 = ECAN1 module is disabled
  - 0 = ECAN1 module is enabled
- bit 0 ADCMD: ADC Module Disable bit
  - 1 = ADC module is disabled
  - 0 = ADC module is enabled
  - **Note 1:** Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be reinitialized.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	—	—	IC4MD	IC3MD	IC2MD	IC1MD		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD		
bit 7							bit C		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-12	Unimpleme	nted: Read as	0'						
bit 11	IC4MD: Inpu	t Capture 4 Mo	dule Disable bi	t					
		pture 4 module							
0 = Input Capture 4 module is enabled									
bit 19	IC3MD: Input Capture 3 Module Disable bit								
	<ul><li>1 = Input Capture 3 module is disabled</li><li>0 = Input Capture 3 module is enabled</li></ul>								
bit 9	IC2MD: Inpu	t Capture 2 Mo	dule Disable bi	t					
		pture 2 module pture 2 module							
bit 8	IC1MD: Inpu	1MD: Input Capture 1 Module Disable bit							
		= Input Capture 1 module is disabled							
	0 = Input Capture 1 module is enabled								
bit 7-4	-	nted: Read as							
bit 3		tput Compare 4		le bit					
		Compare 4 mod Compare 4 mod							
bit 2	OC3MD: Ou	tput Compare 3	Module Disabl	le bit					
	1 = Output C	compare 3 mod	ule is disabled						
	•	compare 3 mod							
bit 1		tput Compare 2		le bit					
		Compare 2 mod Compare 2 mod							
bit 0	•	tput Compare 1		le hit					
		Compare 1 mod							

dsPIC33F	J64GS606供 <b>10-3: PMD</b>	<u> 初商</u> <del>3: PE</del> RIPHER		E DISABLE C	ONTROL RE	GISTER 3	
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	—	_	—	_	CMPMD	—	—
bit 15	•	-		•	•	-	b
U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0
—	—	QEI2MD	—	—	—	I2C2MD	_
bit 7	·	·					b
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-11	Unimplemer	nted: Read as 'o	)'				
bit 10	-	alog Comparato		able bit			
	1 = Analog C	Comparator mod	ule is disabled	t			

REGISTER	10-4: PIVID4	: PERIPHER		DISABLE C		GISTER 4	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
—	—	—	—	REFOMD	—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
•							

bit 15-4	Unimplemented: Read as '0'
----------	----------------------------

Unimplemented: Read as '0'

Unimplemented: Read as '0'

Unimplemented: Read as '0'

**12C2MD**: 12C2 Module Disable bit 1 = 12C2 module is disabled 0 = 12C2 module is enabled

**QEI2MD**: QEI2 Module Disable bit 1 = QEI2 module is disabled 0 = QEI2 module is enabled

bit 3 **REFOMD**: Reference Clock Generator Module Disable bit

- 1 = Reference clock generator module is disabled
- 0 = Reference clock generator module is enabled

bit 2-0 Unimplemented: Read as '0'

bit 9-6

bit 4-2

bit 1

bit 0

bit 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWM8MD	PWM7MD	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		_			
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12	0 = PWM Ger <b>PWM7MD</b> : PV 1 = PWM Ger 0 = PWM Ger <b>PWM6MD</b> : PV 1 = PWM Ger 0 = PWM Ger <b>PWM5MD</b> : PV	nerator 8 modu nerator 8 modu WM Generator nerator 7 modu nerator 7 modu WM Generator nerator 6 modu WM Generator nerator 5 modu	le is enabled 7 Module Disa le is disabled le is enabled 6 Module Disa le is disabled le is enabled 5 Module Disa	ble bit			
bit 11 bit 10	<ul> <li>1 = PWM Generator 5 module is disabled</li> <li>0 = PWM Generator 5 module is enabled</li> <li>PWM4MD: PWM Generator 4 Module Disable bit</li> <li>1 = PWM Generator 4 module is disabled</li> <li>0 = PWM Generator 4 module is enabled</li> <li>PWM3MD: PWM Generator 3 Module Disable bit</li> <li>1 = PWM Generator 3 module is disabled</li> </ul>						
bit 9	<ul> <li>0 = PWM Generator 3 module is enabled</li> <li>PWM2MD: PWM Generator 2 Module Disable bit</li> <li>1 = PWM Generator 2 module is disabled</li> <li>0 = PWM Generator 2 module is enabled</li> </ul>						
bit 8	<b>PWM1MD</b> : PWM Generator 1 Module Disable bit 1 = PWM Generator 1 module is disabled 0 = PWM Generator 1 module is enabled						

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	_	CMP4MD	CMP3MD	CMP2MD	CMP1ME	
bit 15							bi	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
		0-0					PWM9ME	
bit 7							bi	
Legend:								
R = Readab	le bit	W = Writable b	it	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
		Comparator 4 mo Comparator 4 mo						
bit 10	CMP3MD: Analog Comparator 3 Module Disable bit							
	<ul> <li>1 = Analog Comparator 3 module is disabled</li> <li>0 = Analog Comparator 3 module is enabled</li> </ul>							
		omparator o mo		icu				
bit 9	CMP2MD: A	nalog Comparato	or 2 Module	Disable bit				
bit 9		nalog Comparato Comparator 2 mo						
bit 9	1 = Analog C	•	dule is disab	oled				
bit 9 bit 8	1 = Analog C 0 = Analog C <b>CMP1MD</b> : A	Comparator 2 mo Comparator 2 mo nalog Comparato	dule is disab dule is enab or 1 Module	oled led Disable bit				
	1 = Analog C 0 = Analog C <b>CMP1MD</b> : A 1 = Analog C	Comparator 2 mo	dule is disab dule is enab or 1 Module dule is disab	led led Disable bit lled				
	1 = Analog C 0 = Analog C <b>CMP1MD</b> : A 1 = Analog C 0 = Analog C	Comparator 2 mo Comparator 2 mo nalog Comparato Comparator 1 mo	dule is disab dule is enab or 1 Module dule is disab dule is enab	led led Disable bit lled				
bit 8	1 = Analog C 0 = Analog C CMP1MD: A 1 = Analog C 0 = Analog C Unimplemen	Comparator 2 mo Comparator 2 mo nalog Comparator Comparator 1 mo Comparator 1 mo	dule is disab dule is enab or 1 Module dule is disab dule is enab ,	oled led Disable bit oled led				

查询dsPIC33FJ64GS606供应商 NOTES:

### 查询hebic3於Jebeefet的高

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

### 11.1 Parallel I/O (PIO) Ports


Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



#### 查询dsPIC33FI64GS606供应商 **11:2 Open-Drain Configura**tion

In addition to the PORT, LAT and TRIS registers for data control, some digital-only port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (for example, 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to "**Pin Diagrams**" for the available pins and their functionality.

### 11.3 Configuring Analog Port Pins

The ADPCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The ADPCFG and ADPCFG2 registers have a default value of 0x000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

### 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP. An example is shown in Example 11-1.

#### 11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices to generate interrupt requests to the processor in response to a Change-Of-State (COS) on selected input pins. This feature can detect input Change-Of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 30 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a Change-Of-State.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when the push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

#### EQUATION 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

### 查询dsPIC33FJ64GS606供应商

#### 12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as a time counter for the Real-Time Clock (RTC), or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low-power 32.767 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

The timer control bit settings for different operating modes are given in the Table 12-1.

TABLE 12-1:	TIMER MODE SETTINGS
-------------	---------------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	x
Gated Timer	0	1	х
Synchronous Counter	1	х	1
Asynchronous Counter	1	x	0

#### FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON	—	TSIDL		—	—	—		
bit 15							bit	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	
	TGATE	ICKP	S<1:0>	—	TSYNC	TCS		
bit 7							bit	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'		
-n = Value at	t POR	1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	own	
bit 15	TON: Timer1	On bit						
		1 = Starts 16-bit Timer1						
	0 = Stops 16		o.!					
bit 14	-	nted: Read as '						
bit 13	<b>TSIDL:</b> Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode							
	0 = Continue module operation in Idle mode							
bit 12-7	Unimplemer	Unimplemented: Read as '0'						
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit							
	When T1CS = 1:							
	This bit is ignored.							
	<u>When T1CS = 0:</u> 1 = Gated time accumulation enabled							
	0 = Gated time accumulation disabled							
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits							
	11 = 1:256 10 = 1:64							
	10 = 1.64 01 = 1.8							
	00 = 1:1							
bit 3	Unimplemer	Unimplemented: Read as '0'						
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit							
	<u>When TCS = 1:</u> 1 = Synchronize external clock input							
	0 = Do not synchronize external clock input							
	When $TCS = 0$ :							
	This bit is ignored.							
bit 1		TCS: Timer1 Clock Source Select bit						
	<ul> <li>1 = External clock from T1CK pin (on the rising edge)</li> <li>0 = Internal clock (Fcy)</li> </ul>							

# 杏询dsPIC33FI64GS606世应商

#### 查询dsPIC33FJ64GS606供应商 13.0 TIMER2/3/4/5 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers that offer the following major features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- External clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

Figure 13-1 shows a block diagram of the Type B timer.


Timer3 and Timer5 are Type C timers that offer the following major features:

- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler


A block diagram of the Type C timer is shown in Figure 13-2.

**Note:** Timer3 is not available on all devices.

#### FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2, 4)







#### 查询dsPIC33FJ64GS606供应商 <del>The Timer2/3/4/5 modules can operat</del>e in one of the

The Timer 2/3/4/5 modules can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at the TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	
Timer	0	0	
Gated Timer	0	1	
Synchronous Counter	1	x	

#### 13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

#### 13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control while the Type C Timer Control register bits are ignored (except the TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The timers that can be combined to form a 32-bit timer are listed in Table 13-2.

#### TABLE 13-2: 32-BIT TIMER

Type B Timer (Isw)	Type C Timer (msw)
Timer2	Timer3
TImer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the timer features for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE. Use the priority bits, T3IP<2:0>, to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

### 查询dsPIC33FJ64GS606供应商

FIGURE 13-3: 32-BIT TIMER BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	—	TSIDL	—	—	—	—			
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
	TGATE	TCKPS	S<1:0>	T32	—	TCS	—		
bit 7							bit (		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own		
bit 15	TON: Timerx	On bit							
		1 (in 32-Bit Tim							
		bit TMRx:TMR							
	-	0 = Stops 32-bit TMRx:TMRy timer pair							
	When T32 = 0 (in 16-Bit Timer mode):								
	1 = Starts 16-bit timer 0 = Stops 16-bit timer								
bit 14	•	ted: Read as '	0'						
bit 13	-	TSIDL: Stop in Idle Mode bit							
	1 = Discontinue timer operation when device enters Idle mode								
	0 = Continue	timer operation	in Idle mode	9					
bit 12-7	Unimplemen	ted: Read as '	0'						
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit								
	When TCS = 1:								
	This bit is ignored.								
	When TCS = 0: 1 = Gated time accumulation enabled								
	1 = Gated time accumulation enabled $0 = Gated time accumulation disabled$								
bit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits								
	11 = 1:256 prescale value								
	10 = 1:64 prescale value								
	01 = 1:8 prescale value								
hit 2	00 = 1:1 prescale value <b>T32:</b> 32-Bit Timerx Mode Select bit								
bit 3	132: 32-Bit Timerx Mode Select bit 1 = TMRx and TMRy form a 32-bit timer								
	0 = TMRx and TMRy form separate 16-bit timer								
bit 2	Unimplemented: Read as '0'								
bit 1	-	Clock Source S							
	1 = External clock from TxCK pin								
	0 = Internal clock (Fosc/2)								
	Unimplemen								

#### 查询dsPIC33FJ64GS606供应商 REGISTER 13-2: **TYCON:** TIMER CONTROL REGISTER (y = 3, 5) U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 U-0 TON<sup>(2)</sup> TSIDL<sup>(1)</sup> bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0 TCKPS<1:0>(2) TCS(2) TGATE<sup>(2)</sup> \_ \_\_\_ \_\_\_\_ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timery On bit<sup>(2)</sup> 1 = Starts 16-bit Timery 0 = Stops 16-bit Timery Unimplemented: Read as '0' bit 14 TSIDL: Stop in Idle Mode bit<sup>(1)</sup> bit 13 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode bit 12-7 Unimplemented: Read as '0' **TGATE:** Timery Gated Time Accumulation Enable bit<sup>(2)</sup> bit 6 When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled TCKPS<1:0>: Timery Input Clock Prescale Select bits<sup>(2)</sup> bit 5-4 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value bit 3-2 Unimplemented: Read as '0' bit 1 TCS: Timery Clock Source Select bit<sup>(2)</sup> 1 = External clock from TxCK pin 0 = Internal clock (Fosc/2) bit 0 Unimplemented: Read as '0' Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit

- must be cleared to operate the 32-bit timer in Idle mode.
  - 2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

查询dsPIC33FJ64GS606供应商 NOTES:

## 查询好BIC33FIG468686带成产

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices support up to two input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:


- Simple Capture Event modes:
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of the two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts





# 查询dsPIC33FI640S606供应意

### **REGISTER 14-1:** ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	_	ICSIDL		—	_	—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	IC	<1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0
Lananda							
Legend:	h.:4	HC = Hardward					1
R = Readable		W = Writable b	IT	U = Unimpler			
-n = Value at F	YOR .	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-14	Unimpleme	nted: Read as '0	,				
bit 13	-	It Capture Modul		Control bit			
bit 15	-	oture module halt					
		oture module con			mode		
bit 12-8	Unimpleme	nted: Read as '0	,				
bit 7	ICTMR: Inpu	t Capture Timer	Select bits				
		ontents are captu	•				
		ontents are captu	-				
bit 6-5		lect Number of C		-			
	•	ot on every fourth ot on every third o	•				
	•	ot on every secon	•	nt			
	-	ot on every captu					
bit 4		Capture Overflov	-	it (read-only)			
	• •	oture overflow oc capture overflow					
bit 3	-	t Capture Buffer		oit (read-only)			
bit 0	-	oture buffer is not			oture value ca	an be read	
		oture buffer is em					
bit 2-0	ICM<2:0>: Ir	nput Capture Mod	de Select bits				
		capture functions		-	evice is in Sle	ep or Idle mode.	Rising edge
		ed (module disab		iot applicable.			
	101 = Captu	re mode, every 1	6th rising edge	e			
	•	re mode, every 4	•••				
		re mode, every r re mode, every fa					
	001 = Captu	re mode, every e		d falling). ICI<1	:0> bits do no	ot control interru	ot generation
		s mode.	una a l a tt				
000 = Input capture module turned off							

### 查询告的COUPPOPOOMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

#### FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



## 查到dsPJC33FJ64CS606供应商s

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note: See Section 13. "Output Compare" in the "dsPIC33F/PIC24H Family Reference Manual" (DS7029) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	_
001	Active-Low One-Shot	0	OCx rising edge
010	Active-High One-Shot	1	OCx falling edge
011	Toggle	Current output is maintained	OCx rising and falling edge
100	Delayed One-Shot	0	OCx falling edge
101	Continuous Pulse	0	OCx falling edge
110	PWM without Fault Protection	ʻ0', if OCxR is zero ʻ1', if OCxR is non-zero	No interrupt
111	PWM with Fault Protection	'0', if OCxR is zero '1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4

### TABLE 15-1: OUTPUT COMPARE MODES

### FIGURE 15-2: OUTPUT COMPARE OPERATION



dePIC33FI64GS606供应意 REGISTER 15-1: OCXCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)									
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
	_	OCSIDL	_	_	—		—		
bit 15				·		·	bit 8		
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0		
	_	—	OCFLT	OCTSEL		OCM<2:0>			
bit 7	·		•	•			bit 0		

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	<ul> <li>1 = Output Compare x halts in CPU Idle mode</li> <li>0 = Output Compare x continues to operate in CPU Idle mode</li> </ul>
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	<ul> <li>1 = PWM Fault condition has occurred (cleared in hardware only)</li> <li>0 = No PWM Fault condition has occurred (this bit is only used when OCM&lt;2:0&gt; = 111)</li> </ul>
bit 3	OCTSEL: Output Compare Timer Select bit
	<ul> <li>1 = Timer3 is the clock source for Compare x</li> <li>0 = Timer2 is the clock source for Compare x</li> </ul>
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin
	011 = Compare event toggles OCx pin
	010 = Initialize OCx pin high, compare event forces OCx pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

查询dsPIC33FJ64GS606供应商 NOTES:

# 查询dsPIC33F164CS606世应资M

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "High-Speed PWM" (DS70579) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The High-Speed PWM module on the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction
- Uninterruptible Power Supply (UPS)
- Inverters
- Battery Chargers
- Digital Lighting

### 16.1 Features Overview

The High-Speed PWM module incorporates the following features:

- Two master time base modules
- Up to nine PWM generators with up to 18 outputs
- Two PWM outputs per PWM generator
- Individual time base and duty cycle for each PWM output
- Duty cycle, dead time, phase shift, and frequency resolution of 1.04 ns at 40 MIPS
- Independent fault and current-limit inputs for eight PWM Outputs
- Redundant output
- True Independent output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- Dual trigger from PWM to Analog-to-Digital Converter (ADC) per PWM period
- PWMxL and PWMxH output pin swapping

- Independent PWM frequency, duty cycle, and phase shift changes
- Current compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- PWM Capture functionality
- **Note:** Duty cycle, dead-time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

Figure 16-1 conceptualizes the PWM module in a simplified block diagram. Figure 16-2 illustrates how the module hardware is partitioned for each PWM output pair for the Complementary PWM mode.

The PWM module contains nine PWM generators. The module has up to 18 PWM output pins: PWM1H, PWM1L, PWM2H, PWM2L, PWM3H, PWM3L, PWM4H, PWM4L, PWM5H, PWM5L, PWM6H, PWM6L, PWM7H, PWM7L, PWM8H, PWM8L, PWM9H, and PWM9L. For complementary outputs, these 18 I/O pins are grouped into H/L pairs.

### 16.2 Feature Description

The PWM module is designed for applications that require:

- High-resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode, and Push-Pull mode outputs
- · The ability to create multiphase PWM outputs


For Center-Aligned mode, the duty cycle, period phase and dead-time resolutions will be 8.32 ns.

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.


Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.

Multiphase PWM is often used to improve DC/DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase-shifted in time. A single PWM output operating at 250 kHz has a period of 4  $\mu$ s, but an array of four PWM channels, staggered by 1  $\mu$ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

Variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50%, and the power flow is controlled by varying the relative phase shift between the two PWM generators.







# 查询depute 36.1646S606供应更COMPARE MODULE REGISTER INTERCONNECTION DIAGRAM

## 查過dsPCC33F164Cg69646供应商

The following registers control the operation of the High-Speed PWM module.

- PTCON: PWM Time Base Control Register
- PTCON2: PWM Clock Divider Select Register
- PTPER: Primary Master Time Base Period Register(1,2)
- SEVTCMP: PWM Special Event Compare Register(1)
- STCON: PWM Secondary Master Time Base Control Register
- STCON2: PWM Secondary Clock Divider Select Register
- STPER: Secondary Master Time Base Period Register
- SSEVTCMP: PWM Secondary Special Event Compare Register
- CHOP: PWM Chop Clock Generator Register
- MDC: PWM Master Duty Cycle Register
- PWMCONx: PWM Control Register
- PDCx: PWM Generator Duty Cycle Register
- PHASEx: PWM Primary Phase Shift Register
- DTRx: PWM Dead Time Register
- ALTDTRx: PWM Alternate Dead Time Register
- SDCx: PWM Secondary Duty Cycle Register
- SPHASEx: PWM Secondary Phase Shift Register
- TRGCONx: PWM Trigger Control Register
- IOCONx: PWM I/O Control Register
- FCLCONx: PWM Fault Current-Limit Control Register
- TRIGx: PWM Primary Trigger Compare Value Register
- STRIGx: PWM Secondary Trigger Compare Value Register(1)
- LEBCONx: Leading-Edge Blanking Control Register
- LEBDLYx: Leading-Edge Blanking Delay Register
- AUXCONx: PWM Auxiliary Control Register
- PWMCAPx: Primary PWM Time Base Capture Register

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU <sup>(1)</sup>	SYNCPOL <sup>(1)</sup>	SYNCOEN <sup>(1</sup>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SYNCEN <sup>(1)</sup>	S	YNCSRC<2:0:	<sub>&gt;</sub> (1)		SEVT	PS<3:0> <sup>(1)</sup>				
bit 7							bit (			
Legend:		HC = Cleare	d in Hardware	HS = Set in	Hardware					
R = Readable I	bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'				
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unkn	own			
bit 15	PTEN: PWM	Module Enabl	le bit							
		dule is enable dule is disable								
bit 14		nted: Read as								
bit 13	-	M Time Base		ode bit						
	1 = PWM tim	e base halts ir e base runs in	n CPU Idle mo	de						
bit 12		ecial Event Inte								
	1 = Special Event Interrupt is pending									
	0 = Special E	vent Interrupt	is not pending							
bit 11	SEIEN: Special Event Interrupt Enable bit									
		vent Interrupt								
bit 10	EIPU: Enable	e Immediate P	eriod Updates	bit <sup>(1)</sup>						
		eriod register is eriod register u			boundaries					
bit 9	SYNCPOL: S	Synchronize In	put and Outpu	t Polarity bit <sup>(1)</sup>	)					
		SYNCO1 polar SYNCO1 is ac		(active-low)						
bit 8		Primary Time E	•	able bit <sup>(1)</sup>						
		output is enal output is disa								
bit 7		ternal Time Ba		zation Enable	bit <sup>(1)</sup>					
	1 = External	synchronizatio synchronizatio	n of primary ti	me base is en	abled					
bit 6-4		-								
	SYNCSRC<2:0>: Synchronous Source Selection bits <sup>(1)</sup> 000 = SYNCI1									
	001 = SYNC									
	010 = SYNC									
	011 = SYNC 100 = Reser									
	100 = Reserved 101 = Reserved									

## 查询**REGISTER** 1646,560,644,000 PHCON PWM TIME BASE CONTROL REGISTER

**Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.

# **查记的程序**沿行的合体的中心和 TIME BASE CONTROL REGISTER (CONTINUED)

- 0000 = 1:1 Postscaler generates Special Event Trigger on every compare match event
- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.

#### 

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	P	CLKDIV<2:0> <sup>(1</sup>	1)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

- bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits<sup>(1)</sup>
  - 111 = Reserved

110 = Divide by 64, maximum PWM timing resolution

101 = Divide by 32, maximum PWM timing resolution

100 = Divide by 16, maximum PWM timing resolution

011 = Divide by 8, maximum PWM timing resolution

010 = Divide by 4, maximum PWM timing resolution

001 = Divide by 2, maximum PWM timing resolution

000 = Divide by 1, maximum PWM timing resolution (power-on default)

**Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

#### **REGISTER 16-3: PTPER: PRIMARY MASTER TIME BASE PERIOD REGISTER**<sup>(1,2)</sup>

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit	t	U = Unimpler	nented bit, read	l as '0'	

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

'1' = Bit is set

Note 1: The PWM time base has a minimum value of 0x0010, and a maximum value of 0xFFF8.

**2:** Any Period value that is less than 0x0028 must have the least significant 3 bits set to '0', thus yielding a Period resolution at 8.32 ns (at fastest auxiliary clock rate).

'0' = Bit is cleared

© 2010 Microchip Technology Inc.

-n = Value at POR

x = Bit is unknown

### 查询dsPIC33FJ64GS606供应商

### REGISTER 16-4: SEVTCMP: PWM SPECIAL EVENT COMPARE REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	Ş	SEVTCMP<7:3>			_	—	—
bit 7							bit (
Legend:							_
R = Readable bit		W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared		x = Bit is unknown	

bit 15-3 SEVTCMP<15:3>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

**Note 1:** One LSB = 1.04 ns (at fastest auxiliary clock rate); therefore, the minimum SEVTCMP resolution is 8.32 ns.

U-0	U-0	U-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	_	SESTAT	SEIEN	EIPU <sup>(1)</sup>	SYNCPOL	SYNCOE			
bit 15	·						bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SYNCEN	YNCEN SYNCSRC<2:0> SEVT									
bit 7	-						bi			
Legend:										
R = Readable	bit	W = Writable	e bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unk	nown			
bit 15-13	Unimpleme	ented: Read as	'0'							
bit 12		pecial Event Int	•							
		ary Special Eve								
hit 11		ary Special Eve	-							
bit 11	<b>SEIEN:</b> Special Event Interrupt Enable bit 1 = Secondary Special Event Interrupt is enabled									
		ary Special Eve								
bit 10	EIPU: Enable Immediate Period Updates bit <sup>(1)</sup>									
	1 = Active Secondary Period register is updated immediately									
	0 = Active S	Secondary Perio	od register upd	ates occur on F	PWM cycle bou	undries				
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit									
		<pre></pre>								
bit 8	SYNCOEN: Secondary Master Time Base Sync Enable bit									
		)2 output is ena )2 output is disa								
bit 7	SYNCEN: E	External Second	dary Master Tir	ne Base Synch	ronization Ena	ble bit				
		I synchronizatio								
bit 6-4	SYNCSRC	<2:0>: Seconda	ary Time Base	Sync Source S	election bits					
	SYNCSRC<2:0>: Secondary Time Base Sync Source Selection bits 000 = SYNCI1									
	001 = SYNCI2									
	010 = SYNCI3 011 = SYNCI4									
	100 <b>= Rese</b>	-								
	101 = Rese									
hit 2 0	111 = Reserved SEVTPS<3:0>: PWM Secondary Special Event Trigger Output Postscaler Select bits									
bit 3-0	1111 <b>= 1:16</b>	6 Postcale	Shuary Special	Event mgger		aler Select bits				
	0001 = 1:2	Postcale								
	•									
	-									

**Note 1:** This bit only applies to the secondary master time base period.

### 查询dsPIC33FI64GS606供应商 <del>RECISTER 16-6: STCON2: PW</del>M SECONDARY CLOCK DIVIDER SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	—	—	—	—	PCLKDIV<2:0> <sup>(1)</sup>			
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared x = Bit is unknown			

bit 15-3 Unimplemented: Read as '0'

- bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits<sup>(1)</sup>
  - 111 = Reserved
  - 110 = Divide by 64, maximum PWM timing resolution
  - 101 = Divide by 32, maximum PWM timing resolution
  - 100 = Divide by 16, maximum PWM timing resolution
  - 011 = Divide by 8, maximum PWM timing resolution
  - 010 = Divide by 4, maximum PWM timing resolution
  - 001 = Divide by 2, maximum PWM timing resolution
  - 000 = Divide by 1, maximum PWM timing resolution (power-on default)
  - **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

#### REGISTER 16-7: STPER: SECONDARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			STPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			STPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 STPER<15:0>: Secondary Master Time Base (SMTMR) Period Value bits

#### 查询dsPIC33FJ64GS606供应商 REGISTER 16-8: SSEVTCMP: PWM SECONDARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	SS	EVTCMP<7:3	>		—	—	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3SSEVTCMP<15:3>: Special Event Compare Count Value bitsbit 2-0Unimplemented: Read as '0'

#### REGISTER 16-9: CHOP: PWM CHOP CLOCK GENERATOR REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	_	—	—	—	CHOF	P<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		CHOP<7:3>			_	_	_

bit 7			ł	bit 0
Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	CHPCLKEN: Enable Chop Clock Generator bit
	<ul> <li>1 = Chop clock generator is enabled</li> <li>0 = Chop clock generator is disabled</li> </ul>
bit 14-10	Unimplemented: Read as '0'
bit 9-3	CHOP<9:3>: Chop Clock Divider bits
	Value in 8.32 ns increments. The frequency of the chop clock signal is given by the following expression:
	Chop Frequency = 1/(16.64 * (CHOP<7:3> + 1) * Primary Master PWM Input Clock Period)
Note:	The chop clock generator operates with the primary PWM clock prescaler (PCLKDIV<2:0>) in the PTCON2

register (Register 16-2).

#### 查询dsPIC33FI64GS606供应商 <del>REGISTER 16-10: MDC: PWM M</del>ASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit (
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits

**Note 1:** The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period - 0x0008.

2: As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 to 3 LSBs.

#### 查询dsPIC33FJ64GS606供应商 REGISTER 16-11: PWMCONx: PWM CONTROL REGISTER

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT <sup>(1)</sup>	CLSTAT <sup>(1)</sup>	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB <sup>(3)</sup>	MDCS <sup>(3)</sup>
bit 15							bit 8
<u> </u>							

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC<	<1:0>	DTCP <sup>(4)</sup>	—	MTBS	CAM <sup>(2,3,5)</sup>	XPRES <sup>(6)</sup>	IUE
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	FLTSTAT: Fault Interrupt Status bit <sup>(1)</sup>
	1 = Fault interrupt is pending
	0 = No Fault interrupt is pending
	This bit is cleared by setting $FLTIEN = 0$ .
bit 14	CLSTAT: Current-Limit Interrupt Status bit <sup>(1)</sup>
	1 = Current-limit interrupt is pending
	0 = No current-limit interrupt is pending
	This bit is cleared by setting $CLIEN = 0$ .
bit 13	TRGSTAT: Trigger Interrupt Status bit
	1 = Trigger interrupt is pending
	0 = No trigger interrupt is pending
	This bit is cleared by setting TRGIEN = $0$ .
bit 12	FLTIEN: Fault Interrupt Enable bit
	1 = Fault interrupt is enabled
	0 = Fault interrupt is disabled and FLTSTAT bit is cleared
bit 11	CLIEN: Current-Limit Interrupt Enable bit
	1 = Current-limit interrupt enabled
	0 = Current-limit interrupt disabled and CLSTAT bit is cleared
bit 10	TRGIEN: Trigger Interrupt Enable bit
	1 = A trigger event generates an interrupt request
	0 = Trigger event interrupts are disabled and TRGSTAT bit is cleared
bit 9	ITB: Independent Time Base Mode bit <sup>(3)</sup>
	1 = PHASEx/SPHASEx registers provide time base period for this PWM generator
	0 = PTPER register provides timing for this PWM generator
Note 1:	Software must clear the interrupt status here, and in the corresponding IFS bit in the Interrupt Controller.
2:	The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.

- **3:** These bits should not be changed after the PWM is enabled (PTEN = 1) (PTCON<15>).
- 4: For DTCP to be effective, DTC<1:0> must be set to '11'; otherwise, DTCP is ignored.
- **5:** Center-Aligned mode ignores the least significant 3 bits of the duty cycle, phase, and dead time registers. The highest Center-Aligned mode resolution available is 8.32 ns with the clock prescaler set to the fastest clock.
- 6: Configure CLMOD = 0 (FCLCONX<8>) and ITB = 1 (PWMCONx<9>) to operate in External Period Reset mode.

### **查询SPER 378-10**4( **PWMCON** <u>x</u> **P**WM CONTROL REGISTER (CONTINUED)

bit 8	MDCS: Master Duty Cycle Register Select bit <sup>(3)</sup>
	<ul> <li>1 = MDC register provides duty cycle information for this PWM generator</li> <li>0 = PDCx and SDCx registers provide duty cycle information for this PWM generator</li> </ul>
bit 7-6	DTC<1:0>: Dead Time Control bits
	<ul> <li>11 = Dead Time Compensation mode</li> <li>10 = Dead time function is disabled</li> <li>01 = Negative dead time actively applied for Complementary Output mode</li> </ul>
	00 = Positive dead time actively applied for all output modes
bit 5	<b>DTCP:</b> Dead Time Compensation Polarity bit <sup>(4)</sup>
	1 = If DTCMPx = 0, PWMxL is shortened, and PWMxH is lengthened
	If DTCMPx = 1, PWMxH is shortened, and PWMxL is lengthened 0 = If DTCMPx = 0, PWMxH is shortened, and PWMLx is lengthened
	If DTCMPx = 1, PWMxL is shortened, and PWMxH is lengthened
bit 4	Unimplemented: Read as '0'
bit 3	MTBS: Master Time Base Select bit
	<ul> <li>1 = PWM generator uses the secondary master time base for synchronization and the clock source for the PWM generation logic (if secondary time base is available)</li> </ul>
	0 = PWM generator uses the primary master time base for synchronization and the clock source for
	the PWM generation logic
bit 2	<b>CAM:</b> Center-Aligned Mode Enable bit <sup>(2,3,5)</sup>
	1 = Center-Aligned mode is enabled
1-14 A	0 = Edge-Aligned mode is enabled
bit 1	<b>XPRES:</b> External PWM Reset Control bit <sup>(6)</sup>
	1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
	0 = External pins do not affect PWM time base
bit 0	IUE: Immediate Update Enable bit
	1 = Updates to the active MDC/PDCx/SDCx registers are immediate
	0 = Updates to the active PDCx registers are synchronized to the PWM time base
Note 1:	Software must clear the interrupt status here, and in the corresponding IFS bit in the Interrupt Controller.
Ζ.	The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
3:	These bits should not be changed after the PWM is enabled (PTEN = 1) (PTCON<15>).
4:	For DTCP to be effective, DTC<1:0> must be set to '11'; otherwise, DTCP is ignored.
5:	Center-Aligned mode ignores the least significant 3 bits of the duty cycle, phase, and dead time registers.

- 5: Center-Aligned mode ignores the least significant 3 bits of the duty cycle, phase, and dead time registers. The highest Center-Aligned mode resolution available is 8.32 ns with the clock prescaler set to the fastest clock.
- 6: Configure CLMOD = 0 (FCLCONX<8>) and ITB = 1 (PWMCONx<9>) to operate in External Period Reset mode.

#### 查询dsPIC33FI64GS606供应商 RECISTER 16-12: PDC: PWM GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				\$x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 PDCx<15:0>: PWM Generator # Duty Cycle Value bits

- Note 1: In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.
   2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008.
  - 2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period 0x0008.
  - **3:** As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 to 3 LSBs.

#### REGISTER 16-13: SDCx: PWM SECONDARY DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDCx	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDCx	<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-0 SDCx<15:0>: Secondary Duty Cycle bits for PWMxL Output Pin

Note 1:	The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.
2:	The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period - 0x0008.
3:	As the Duty Cycle gets closer to 0% or 100% of the PWM Period (0 to 40 ns, depending on the mode of operation), PWM Duty Cycle resolution will increase from 1 to 3 LSBs.

© 2010 Microchip Technology Inc.

#### 查询dsPIC33FI64CS606供应商 REGISTER 16-14: PHASEX: PWM PRIMARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, r		ıd as '0'		
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown

bit 15-0 **PHASEx<15:0>:** PWM Phase Shift Value or Independent Time Base Period bits for the PWM Generator

Note 1:	If $PWMCONx < 9 > = 0$ , the following applies based on the mode of operation:
	<ul> <li>Complementary, Redundant and Push-Pull Output mode (IOCONx&lt;10:8&gt; = 00, 01, or 10) PHASEx&lt;15:0&gt; = Phase shift value for PWMxH and PWMxL outputs</li> </ul>
	<ul> <li>True Independent Output mode (IOCONx&lt;10:8&gt; = 11) PHASEx&lt;15:0&gt; = Phase shift value for PWMxH only</li> </ul>
	• When the PHASEx/SPHASEx register provides the phase shift with respect to the master time base; therefore, the valid range is 0x0000 through Period.
2:	If PWMCONx<9> = 1, the following applies based on the mode of operation:
	<ul> <li>Complementary, Redundant, and Push-Pull Output mode (IOCONx&lt;10:8&gt; = 00, 01, or 10) PHA- SEx&lt;15:0&gt; = Independent time base period value for PWMxH and PWMxL</li> </ul>
	<ul> <li>True Independent Output mode (IOCONx&lt;10:8&gt; = 11) PHASEx&lt;15:0&gt; = Independent time base period value for PWMxH only</li> </ul>
	• When the PHASEx/SPHASEx register provides the local period, the valid range is 0x0000 through 0xFFF8.

#### 查询dspic 33F164CS606供应商 REGISTER 16-15: SPHASEX: PWM SECONDARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	SEx<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHA	SEx<7:0>			
bit 7							bit (
Legend:							
R = Readable I	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'		ad as '0'	
-n = Value at POR '1' = Bit is se			'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 SPHASEx<15:0>: Secondary Phase Offset bits for PWMxL Output Pin (used in Independent PWM mode only)

**Note 1:** If PWMCONx < 9 > = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (IOCONx<10:8> = 00, 01, or 10) SPHA-SEx<15:0> = Not used
- True Independent Output mode (IOCONx<10:8> = 11) PHASEx<15:0> = Phase shift value for PWMxL only
- **2:** If PWMCONx<9> = 1, the following applies based on the mode of operation:
  - Complementary, Redundant and Push-Pull Output mode (IOCONx<10:8> = 00, 01, or 10) SPHA-SEx<15:0> = Not used
  - True Independent Output mode (IOCONx<10:8> = 11) PHASEx<15:0> = Independent time base period value for PWMxL only
  - When the PHASEx/SPHASEx register provides the local period, the valid range of values is 0x0010-0xFFF8.

© 2010 Microchip Technology Inc.

#### 查询dsPIC33FI64CS606供应商 REGISTER 16-16: DTRX: PWM DEAD TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			DTR×	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTR	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W =		W = Writable	W = Writable bit		nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is$			unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-bit Dead Time Value bits for PWMx Dead Time Unit

#### **REGISTER 16-17: ALTDTRx: PWM ALTERNATE DEAD TIME REGISTER**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		ALTDTRx<13:8>						
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ALTDT	Rx<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit			U = Unimplem	ented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown		

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-bit Dead Time Value bits for PWMx Dead Time Unit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-C
	TRGD	V<3:0>		_	_	_	
bit 15							
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
DTM <sup>(1)</sup>		10/07-0	11/00-0		TRT<5:0>	10/00-0	1.7,44
bit 7							
Legend:	le hit		L:4				
R = Readab		W = Writable		-	mented bit, read		
-n = Value a	TPOR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 11-8	1101 = Trigg 100 = Trigg 1011 = Trigg 1010 = Trigg 1001 = Trigg 0100 = Trigg 0111 = Trigg 0101 = Trigg 0101 = Trigg 0101 = Trigg 0011 = Trigg 0011 = Trigg 0011 = Trigg 0001 = Trigg 0001 = Trigg 0000 = Trigg	ger output for ev ger output for ev	ery 14th trigg ery 13th trigg ery 12th trigg ery 12th trigg ery 10th trigg ery 9th trigge ery 8th trigge ery 7th trigge ery 5th trigge ery 3rd trigge ery 2nd trigge ery trigger ev	ger event ger event ger event ger event er event			
bit 7	-	rigger Mode bit					
	1 = Seconda 0 = Seconda	ry trigger event ry trigger event PWM triggers a	is combined is not combir	ned with the prir			
bit 6		nted: Read as '					
bit 5-0	TRGSTRT<	5:0>: Trigger Po	stscaler Star	t Enable Select	bits		
	111111 = W	/ait 63 PWM cyc	les before ge	enerating the fir	st trigger event	after the modu	le is enab
	•						
	•						
	•						
		ait 2 PWM cycle	-	-		after the module after the module	

**Note 1:** The secondary PWM generator cannot generate PWM trigger interrupts.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD	<1:0> <sup>(1)</sup>	OVRENH	OVRENL
bit 15		•	÷				bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OVR	DAT<1:0>	FLTD/	\T<1:0>	CLDA	Г<1:0>	SWAP	OSYNC
bit 7		•					bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15			Ownership bit				
	1 = PWM mod 0 = GPIO mod						
bit 14			Ownership bit				
	1 = PWM mod						
	0 = GPIO mod	dule controls I	PWMxL pin				
bit 13	POLH: PWM						
	1 = PWMxH p 0 = PWMxH p						
bit 12	POLL: PWM>		0				
	1 = PWMxL p 0 = PWMxL p	in is active-low	N				
bit 11-10	PMOD<1:0>:	PWM # I/O P	in Mode bits <sup>(1)</sup>				
				pendent Output	mode		
			the Push-Pull the Redundan	Output mode it Output mode			
				entary Output m	ode		
bit 9			for PWMxH P				
		•	•	on PWMxH pin			
bit 8	•	•	es data for PW for PWMxL Pi	-			
				on PWMxL pin			
		-	s data for PW	-			
bit 7-6			•	L Pins if Overric		bits	
			•	data for PWMx⊦ lata for PWMxL			
bit 5-4			•	WMxL Pins if F		abled bits	
511 5 4			Normal Fault				
				state for PWMx			
	If Fault active	, then FLTDAT	<0> provides	state for PWMx	L		
			Independent I				
	If Current-Lim	it active, then	FLTDAT<1> p	rovides data for			
	If Fault active	then FLTDA	<0> provides	state for PWMx	1		

#### 查询dsPIC33FI64GS606供应商 REGISTER 16-19: IOCONX: PWM I/O CONTROL REGISTER

**Note 1:** These bits should not be changed after the PWM module is enabled (PTEN = 1).

2: State represents the active/inactive state of the PWM depending on the POLH and POLL bit settings.

#### 查询dsPIC33FJ64GS606供应商 REGISTER 16-19: IOCONX: PWM I/O CONTROL REGISTER (CONTINUED)

bit 3-2	<b>CLDAT&lt;1:0&gt;:</b> State <sup>(2)</sup> for PWMxH and PWMxL Pins if CLMOD is Enabled bits <u>FCLCONx<ifltmod> = 0: Normal Fault mode</ifltmod></u> If current-limit active, then CLDAT<1> provides state for PWMxH If current-limit active, then CLDAT<0> provides state for PWMxL
	FCLCONx <ifltmod> = 1: Independent Fault mode CLDAT&lt;1:0&gt; is ignored</ifltmod>
bit 1	<pre>SWAP: SWAP PWMxH and PWMxL pins bit 1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins 0 = PWMxH and PWMxL pins are mapped to their respective pins</pre>
bit 0	<b>OSYNC:</b> Output Override Synchronization bit 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base 0 = Output overrides via the OVDDAT<1:0> bits occur on next CPU clock boundary

- **Note 1:** These bits should not be changed after the PWM module is enabled (PTEN = 1).
  - 2: State represents the active/inactive state of the PWM depending on the POLH and POLL bit settings.

### 查询dsPIC33FJ64GS606供应商

### REGISTER 16-20: TRIGX: PWM PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCI	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		TRGCMP<7:3>					—
bit 7			·		·	bit (	
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-3 **TRGCMP<15:3>:** Trigger Compare Value bits When the primary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

#### 查询dsPIC33FJ64GS606供应商

#### REGISTER 16-21: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IFLTMOD		C	LSRC<4:0> <sup>(2</sup>	,3)		CLPOL <sup>(1)</sup>	CLMOD
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FL	TSRC<4:0> <b>(2,3</b>	)		FLTPOL <sup>(1)</sup>	FLTMO	D<1:0>
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	R = Readable bit W = Writable bit		, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15

**IFLTMOD:** Independent Fault Mode Enable bit

- 1 = Independent Fault mode: Current-limit input maps FLTDAT<1> to PWMxH output, and Fault input maps FLTDAT<0> to PWMxL output. The CLDAT<1:0> bits are not used for override functions.
- 0 = Normal Fault mode: Current-Limit mode maps CLDAT<1:0> bits to the PWMxH and PWMxL outputs. The PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs.
- **Note 1:** These bits should be changed only when PTEN = 0 (PTCON<15>).
  - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
  - **3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

#### 查询dsPIC33FJ64GS606供应商 REGISTER 16-21: FCLCONX: PWM FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 14-10	<b>CLSRC&lt;4:0&gt;:</b> Current-Limit Control Signal Source Select bits for PWM Generator # <sup>(2,4)</sup> .
	These bits also specify the source for the dead time compensation input signal, DTCMPx.

	11111 = Reserved
	11110 <b>= Fault 23</b>
	11101 = Fault 22
	11100 <b>= Fault 21</b>
	11011 = Fault 20
	11010 <b>= Fault 19</b>
	11001 <b>= Fault 18</b>
	11000 <b>= Fault 17</b>
	10111 <b>= Fault 16</b>
	10110 <b>= Fault 15</b>
	10101 = Fault 14
	10100 <b>= Fault 13</b>
	10011 = Fault 12
	10010 <b>= Fault 11</b>
	10001 <b>= Fault 10</b>
	10000 <b>= Fault 9</b>
	01111 <b>= Fault 8</b>
	01110 <b>= Fault 7</b>
	01101 <b>= Fault 6</b>
	01100 = Fault 5
	01011 = Fault 4
	01010 = Fault 3
	01001 = Fault 2
	01000 = Fault 1
	00111 = Reserved
	00110 = Reserved
	00101 = Reserved
	00100 = Reserved
	00011 = Analog Comparator 4
	00010 = Analog Comparator 3
	00001 = Analog Comparator 2
	00000 = Analog Comparator 1
bit 9	<b>CLPOL:</b> Current-Limit Polarity bit for PWM Generator # <sup>(1)</sup>
	1 = The selected current-limit source is active-low
	0 = The selected current-limit source is active-high
bit 8	<b>CLMOD:</b> Current-Limit Mode Enable bit for PWM Generator #
	1 = Current-Limit mode is enabled
	0 = Current-Limit mode is disabled

- **Note 1:** These bits should be changed only when PTEN = 0 (PTCON<15>).
  - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
  - **3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

### 查询REGISTER 16127-60年在上CONX: PWM FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit

bit

FLTSRC<4:0>: Fault Control Signal Source Select bits for PWM Generator #(2,4)

7-3	FLTSRC<4:0>: Fault Control Signal Source Select bits fo
	11111 = Reserved
	11110 = Fault 23
	11101 = Fault 22
	11100 <b>= Fault 21</b>
	11011 <b>= Fault 20</b>
	11010 <b>= Fault 19</b>
	11001 <b>= Fault 18</b>
	11000 <b>= Fault 17</b>
	10111 <b>= Fault 16</b>
	10110 <b>= Fault 15</b>
	10101 <b>= Fault 14</b>
	10100 <b>= Fault 13</b>
	10011 <b>= Fault 12</b>
	10010 <b>= Fault 11</b>
	10001 <b>= Fault 10</b>
	10000 <b>= Fault 9</b>
	01111 <b>= Fault 8</b>
	01110 <b>= Fault 7</b>
	01101 <b>= Fault 6</b>
	01100 <b>= Fault 5</b>
	01011 <b>= Fault 4</b>
	01010 = Fault 3
	01001 = Fault 2
	01000 <b>= Fault 1</b>
	00111 = Reserved
	00110 = Reserved
	00101 = Reserved
	00100 = Reserved
	00011 = Analog Comparator 4
	00010 = Analog Comparator 3
	00001 = Analog Comparator 2
	00000 = Analog Comparator 1
2	FLTPOL: Fault Polarity bit for PWM Generator # <sup>(1)</sup>
	1 = The selected Fault source is active-low
	0 = The selected Fault source is active-high
1-0	FLTMOD<1:0>: Fault Mode bits for PWM Generator #
	11 = Fault input is disabled
	10 = Reserved
	01 = The selected Fault source forces PWMxH, PWMxL

- 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- Note 1: These bits should be changed only when PTEN = 0 (PTCON<15>).
  - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
  - **3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

# **秦语disple33F164CS606供应确** SECONDARY TRIGGER COMPARE VALUE REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STRGC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		STRGCMP<7:3>			_	—	—
bit 7							bit C
Legend:							
R = Readable bit    W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown	

15-3 **STRGCMP<15:3>:** Secondary Trigger Compare Value bits When the secondary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

**Note 1:** STRIGx cannot generate the PWM trigger interrupts.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-(		
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN				
bit 15									
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W		
_	—	BCH	BCL	BPHH	BPHL	BPLH	BPL		
bit 7									
Legend:									
R = Readable b	bit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	1 = Rising ed		vill trigger Le	le bit eading-Edge Bla g edge of PWM>					
bit 14	1 = Falling e		will trigger L	ble bit eading-Edge Bla g edge of PWM					
bit 13	1 = Rising ed		vill trigger Le	le bit ading-Edge Bla g edge of PWMx					
bit 12	<ul> <li>PLF: PWMxL Falling Edge Trigger Enable bit</li> <li>1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter</li> <li>0 = Leading-Edge Blanking ignores falling edge of PWMxL</li> </ul>								
bit 11	<b>FLTLEBEN:</b> Fault Input Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to selected fault input 0 = Leading-Edge Blanking is not applied to selected fault input								
bit 10	CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit 1 = Leading-Edge Blanking is applied to selected current-limit input 0 = Leading-Edge Blanking is not applied to selected current-limit input								
bit 9-6	Unimplemer	nted: Read as 'o	)'						
bit 5	BCH: Blanking in Selected-Blanking Signal High Enable bit <sup>(1)</sup>								
		nking (of curren ing when select		r fault input signa signal is high	als) when selec	ted blanking sig	gnal is hi		
bit 4	BCL: Blanking in Selected-Blanking Signal Low Enable bit <sup>(1)</sup>								
		nking (of curren ing when select		r fault input signa signal is low	als) when selec	ted blanking sig	gnal is lo		
bit 3	BPHH: Blanking in PWMxH High Enable bit								
		nking (of curren ing when PWM		<sup>r</sup> fault input sign: high	als) when PWM	xH output is hi	gh		
bit 2	BPHL: Blanking in PWMxH Low Enable bit								
		nking (of curren ing when PWM)		<sup>r</sup> fault input sign: low	als) when PWM	xH output is lov	N		
bit 1		ing in PWMxL H	•						
		nking (of curren ing when PWM)		<sup>r</sup> fault input signa high	als) when PWM	xL output is hig	gh		
bit 0		-	-	-					
	<b>BPLL:</b> Blanking in PWMxL Low Enable bit 1 = State blanking (of current-limit and/or fault input signals) when PWMxL output is low								

Note 1: The blanking signal is selected via the BLANKSEL bits in the AUXCONx register.

REGISTER	3FJ64GS606 16-24: LEBD		G-EDGE B		LAY REGIST	ER				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	_	—	LEB<11:8>						
bit 15	·	·	•				bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
		LEB<7:3>				_	—			
bit 7							bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			
bit 15-12 bit 11-3	-	n <b>ted:</b> Read as ' Leading-Edge I		ay bits for Curre	nt-Limit and Fa	ult Inputs				
	Value in 8.32	ns increments								

bit 2-0 Unimplemented: Read as '0'

Note: The LEB delay timing operates with the primary PWM clock prescaler bits, PCLKDIV<2:0> (PTCON<10:8>).

### 查询dsPIC33FJ64GS606供应商

### REGISTER 16-25: AUXCONx: PWM AUXILIARY CONTROL REGISTER

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
HRPDIS	HRDDIS		_		BLANK	SEL<3:0>			
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_			SEL<3:0>		CHOPHEN	CHOPLEN		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	HRPDIS: High 1 = High resol 0 = High resol	ution PWM p	eriod is disable	ed to reduce po	wer consumpt	ion			
bit 14	<ul> <li>HRDDIS: High Resolution PWM Duty Cycle Disable bit<sup>(1)</sup></li> <li>1 = High resolution PWM duty cycle is disabled to reduce power consumption</li> <li>0 = High resolution PWM duty cycle is enabled</li> </ul>								
bit 13-12	Unimplement	ted: Read as	·0'						
	(if enabled via 1001 = PWM9 1000 = PWM9 0111 = PWM9 0101 = PWM9 0101 = PWM9 0011 = PWM9 0011 = PWM9 0010 = PWM9 0001 = PWM9 0001 = PWM9	the BCH and H selected a H selected a	BCL bits in the s state blank s s state blank s	source source source source source source source		nput signals			
bit 7-6	Unimplement								
bit 5-2	1001 = PWM9 1000 = PWM9 0111 = PWM9 0101 = PWM9 0101 = PWM9 0011 = PWM9 0011 = PWM9 0010 = PWM9 0010 = PWM9	signal will ena 9H selected a 8H selected a 7H selected a 6H selected a 5H selected a 4H selected a 3H selected a 2H selected a 1H selected a	ble and disables S CHOP clock S CHOP clock	e (CHOP) the s source source source source source source source source source		outputs			
bit 1	<b>CHOPHEN:</b> P 1 = PWMxH c 0 = PWMxH c	hopping funct	tion is enabled						
bit 0	<b>CHOPLEN:</b> P 1 = PWMxL cl 0 = PWMxL cl	WMxL Output	t Chopping En ion is enabled	able bit					

### 查询dsPIC33FJ64GS606供应商

### **REGISTER 16-26: PWMCAPx: PRIMARY PWM TIME BASE CAPTURE REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PWMCA	AP<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
	Р	WMCAP<7:3>					—
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	own
bit 15-3 bit 2-0	The value in detected on the test of test		epresents the input.	ase Value bits <sup>(</sup> captured PWN		alue when a lea	ading edge is
Note 1: Th	ne capture featu	re is only avail	able on prima	rv output (PWN	1xH).		
	his feature is act	•	•		,	nal is complete.	

- **3:** The minimum capture resolution is 8.32 ns.
- 4: This feature can be used when the XPRES bit (PWMCONx<1>) is set to '0'.

### 查询记@IC32UADRATUREENCODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.


The operational features of the QEI include:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> in (QEIxCON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.

**Note:** An 'x' used in the names of pins, control/ status bits and registers denotes a particular Quadrature Encoder Interface (QEI) module number (x = 1 or 2).

FIGURE 17-1: QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM (x = 1 OR 2)



REGISTER 1	3-164 QERO	<mark>⊙N⊻QE</mark> Ix CO	ONTROL RE	GISTER (x =	: 1 or 2)		
R/W-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
CNTERR	_	QEISIDL	INDEX	UPDN		QEIM<2:0>	
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SWPAB	PCDOUT	TQGATE	TQCK	PS<1:0>	POSRES	TQCS	UPDN_SRC
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
bit 15	1 = Position of	ount Error Statu count error has	occurred				
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	1 = Discontin	p in Idle Mode ue module ope module operat	ration when d		lle mode		
bit 12		Pin State Stat is High					
bit 11	1 = Position C	on Counter Dir Counter Directio Counter Directio	on is positive	(+)			
bit 10-8	QEIM<2:0>: (	Quadrature En	coder Interfac	e Mode Select	bits		
	(MAXx 110 = Quadra 101 = Quadra (MAXx 100 = Quadra 011 = Unuser 010 = Unuser 001 = Starts	CNT) ature Encoder ature Encoder CNT) ature Encoder d (Module disa d (Module disa	Interface enat Interface enat Interface enat bled) bled)	bled (x4 mode) bled (x2 mode) bled (x2 mode)	with position cc with Index Puls with position cc with Index Puls	e reset of posi ounter reset by	tion counter match
bit 7	1 = Phase A a	se A and Phas and Phase B ir and Phase B ir	puts swapped	d			
bit 6	PCDOUT: Po 1 = Position (	sition Counter Counter Direction	Direction State	e Output Enab put Enable (QE	le bit El logic controls Normal I/O pin o	-	ר)
Note 1: CI	NTERR flag onl	y applies when	QEIM<2:0> =	= '110' <b>or</b> '100'			
	-				QEIM<2:0> = '	001'.	
	escaler utilized						
	nis bit applies or			or 110.			
		,					

### **蚕苣GISTER 3分子**J64 Q @ K O O TROL REGISTER (x = 1 or 2)

# 查询REGISTER 1741:S6 (2014): QEIX CONTROL REGISTER (x = 1 or 2) (CONTINUED)

-	
bit 5	TQGATE: Timer Gated Time Accumulation Enable bit
	1 = Timer gated time accumulation enabled
	0 = Timer gated time accumulation disabled
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits <sup>(3)</sup>
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
bit 2	POSRES: Position Counter Reset Enable bit <sup>(4)</sup>
	1 = Index Pulse resets Position Counter
	0 = Index Pulse does not reset Position Counter
bit 1	TQCS: Timer Clock Source Select bit
	1 = External clock from pin QEAx (on the rising edge)
	0 = Internal clock (Tcr)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit <sup>(5)</sup>
	1 = QEBx pin state defines position counter direction
	0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction
Note 1:	CNTERR flag only applies when QEIM<2:0> = '110' or '100'.

- 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
- 3: Prescaler utilized for 16-bit Timer mode only.
- 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
- 5: When configured for QEI mode, this control bit is a 'don't care'.

R/W-0         R/W-0         U-0         U-0         U-0         U-0           QEOUT         QECK<2:0> </th <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th>	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
R/W-0       R/W-0       U-0       U-0       U-0       U-0         QEOUT       QECK<2:0>       -	_	_	_		_	IMV<	:2:0>	CEID				
QEOUT       QECK<2:0>	bit 15				·			bit 8				
QEOUT       QECK<2:0>												
bit 7 bit  Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown  bit 15-11 Unimplemented: Read as '0' IMV<1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset. In x4 Quadrature Count Mode: IMV1 = Required State of Phase B input signal for match on index pulse IMV0 = Required State of Phase B input signal for match on index pulse IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B) IMV0 = Required State of the selected Phase input signal for match on index pulse IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B) IMV0 = Required state of the selected Phase input signal for match on index pulse IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B) IMV0 = Required state of the selected Phase input signal for match on index pulse ED count Error Interrupt Disable bit 1 = Interrupts due to count errors are disabled 0 = Interrupts due to count errors are enabled 0 = Interrupts due to count errors are enabled 0 = Digital filter outputs enabled 0 = Digital filter outputs disabled (normal pin operation) bit 6-4 QECK-2:0: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits 111 = 1:256 Clock Divide 100 = 1:32 Clock Divide 101 = 1:64 Clock Divide 101 = 1:64 Clock Divide 102 = 1:32 Clock Divide 003 = 1:2 Clock Divide 004 = 1:2 Clock Divide 005 = 1:1 Clock Divide 005 = 1:1 Clock Divide 006 = 1:1 Clock Divide 007 007 007 007 007 007 007 007 007 00	R/W-0		R/W-0		U-0	U-0	U-0	U-0				
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-11       Unimplemented: Read as '0'       BMV<1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.         In x4 Quadrature Count Mode:       IMV1 = Required State of Phase B input signal for match on index pulse         IMV0 = Required State of Phase A input signal for match on index pulse       IMV0 = Required State of the selected Phase input signal for match on index pulse         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)       IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit       1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit       1 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK-2:0:: CEAx/QEBx/INDXx Digital Filter Clock Divide       10 = 1:128 Clock Divide       10 = 1:128 Clock Divide         10 = 1:128 Clock Divide       10 = 1:128 Clock Divide       10 = 1:128 Clock Divide       10 = 1:128 Clock Divide         10 = 1	QEOUT		QECK<2:0>				—	—				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-11       Unimplemented: Read as '0'       IMV<1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.         In x4 Quadrature Count Mode:       IMV1 = Required State of Phase B input signal for match on index pulse         IMV0 = Required State of Phase A input signal for match on index pulse       ImV0 = Required State of Phase A input signal for match on index pulse         IMV0 = Required State of Phase B input signal for match on index pulse       ImV0 = Required State of the selected Phase input signal for match on index pulse         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)       IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit       1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit       1 = Digital filter outputs enabled       0 = Digital filter outputs enabled         0 = Digital filter outputs disabled (normal pin operation)       bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide       11 = 1:256 Clock Divide       10 = 1:32 Clock Divide       10	bit 7							bit				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         In = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-11       Unimplemented: Read as '0'       IMV<1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.         In x4 Quadrature Count Mode:       IMV1 = Required State of Phase B input signal for match on index pulse         IMV0 = Required State of Phase A input signal for match on index pulse       ImV0 = Required State of Phase A input signal for match on index pulse         IMV0 = Required State of Phase B input signal for match on index pulse       ImV0 = Required State of the selected Phase input signal for match on index pulse         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)       IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit       1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit       1 = Digital filter outputs enabled       0 = Digital filter outputs enabled         0 = Digital filter outputs disabled (normal pin operation)       bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide       11 = 1:256 Clock Divide       10 = 1:32 Clock Divide       10	Legend:											
bit 15-11 Unimplemented: Read as '0' IMV<1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset. In x4 Quadrature Count Mode: IMV1 = Required State of Phase B input signal for match on index pulse IMV1 = Required State of Phase A input signal for match on index pulse IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B) IMV0 = Required state of the selected Phase input signal for match on index pulse bit 8 CEID: Count Error Interrupt Disable bit 1 = Interrupts due to count errors are disabled 0 = Interrupts due to count errors are enabled bit 7 QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit 1 = Digital filter outputs disabled (normal pin operation) bit 6-4 QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits 111 = 1:256 Clock Divide 100 = 1:32 Clock Divide 101 = 1:64 Clock Divide 101 = 1:64 Clock Divide 101 = 1:16 Clock Divide 102 = 1:32 Clock Divide 103 = 1:32 Clock Divide 104 = 1:16 Clock Divide 105 = 1:4 Clock Divide 106 = 1:2 Clock Divide 107 = 1:16 Clock Divide 108 = 1:16 Clock Divide 109 = 1:2 Clock Divide 100 = 1:2 Clock Divide 100 = 1:2 Clock Divide 101 = 1:16 Clock Divide 102 = 1:16 Clock Divide 103 = 1:16 Clock Divide 104 = 1:16 Clock Divide 105 = 1:16 Clock Divide 106 = 1:2 Clock Divide 107 = 1:16 Clock Divide 108 = 1:16 Clock Divide 109 = 1:16 Clock Divide 109 = 1:16 Clock Divide 100 = 1:2 Clock Divide 100 = 1:2 Clock Divide 100 = 1:12 Clock Divide 101 = 1:16 Clock Divide 103 = 1:16 Clock Divide 104 = 1:16 Clock Divide 105 = 1:16 Clock Divide 106 = 1:16 Clock Divide 107 = 1:16 Clock Divide 108 = 1:16 Clock Divide 109 = 1:16 Clock Divide	-	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
bit 10-9       IMV-1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.         In x4 Quadrature Count Mode:       IMV1 = Required State of Phase B input signal for match on index pulse IMV0 = Required State of Phase A input signal for match on index pulse         ImV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B) IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs disabled (normal pin operation)       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK       QECK         10 = 1:28 Clock Divide       10 = 1:32 Clock Divide         10 = 1:32 Clock Divide       01 = 1:64 Clock Divide         01 = 1:64 Clock Divide       01 = 1:2 Clock Divide         01 = 1:2 Clock Divide       01 = 1:2 Clock Divide         01 = 1:2 Clock Divide       01 = 1:2 Clock Divide         01 = 1:2 Clock Divide       01 = 1:2 Clock Divide         01 = 1:2 Clock Divide       01 = 1:2 Clock Divide         01 = 1:2 Clock Divide       00 = 1:1 Clock Divide <td>-n = Value at</td> <td>POR</td> <td>'1' = Bit is set</td> <td></td> <td>'0' = Bit is cle</td> <td>ared</td> <td>x = Bit is unkr</td> <td>nown</td>	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 10-9       IMV-1:0>: Index Match Value bits – These bits allow the user application to specify the state of the QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.         In x4 Quadrature Count Mode:       IMV1 = Required State of Phase B input signal for match on index pulse         IMV1 = Required State of Phase A input signal for match on index pulse       IMV1 = Required State of Phase A input signal for match on index pulse         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)       IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit       1 = Interrupts due to count errors are disabled         0 = Interrupts due to count errors are enabled       0 = Interrupts due to count errors are enabled         bit 7       QECK       QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs disabled (normal pin operation)       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK       QECK       Divide         101 = 1:256 Clock Divide       101 = 1:64 Clock Divide       101 = 1:64 Clock Divide         101 = 1:64 Clock Divide       011 = 1:64 Clock Divide       011 = 1:12 Clock Divide         010 = 1:32 Clock Divide       011 = 1:2 Clock Divide       011 = 1:2 Clock Divide         011 = 1:2 Clock Divide       011 = 1:2 Clock Divide       011 = 1:2 Clock Divide												
QEAx and QEBx input pins during an Index pulse when the POSxCNT register is to be reset.         In x4 Quadrature Count Mode:         IMV1 = Required State of Phase B input signal for match on index pulse         IMV0 = Required State of Phase A input signal for match on index pulse         In x4 Quadrature Count Mode:         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)         IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:256 Clock Divide       101 = 1:128 Clock Divide         100 = 1:32 Clock Divide       011 = 1:164 Clock Divide         011 = 1:164 Clock Divide       011 = 1:16 Clock Divide         011 = 1:2 Clock Divide       011 = 1:2 Clock Divide         011 = 1:2 Clock Divide       011 = 1:2 Clock Divide         011 = 1:2 Clock Divide       011 = 1:2 Clock Divide         011 = 1:2 Clock Divide       011 = 1:2 Clock Divide         011 = 1:2 Clock Divide	oit 15-11	Unimpleme	ented: Read as '	0'								
In x4 Quadrature Count Mode:         IMV1 = Required State of Phase B input signal for match on index pulse         IMV0 = Required State of Phase A input signal for match on index pulse         In x4 Quadrature Count Mode:         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)         IMV0 = Required state of the selected Phase input signal for match on index pulse         Dit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         0 = Interrupts due to count errors are enabled       0 = Interrupts due to count errors are enabled         0 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         Dit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:28 Clock Divide       101 = 1:64 Clock Divide         101 = 1:64 Clock Divide       101 = 1:16 Clock Divide         101 = 1:12 Clock Divide       101 = 1:12 Clock Divide         011 = 1:12 Clock Divide       011 = 1:12 Clock Divide         011 = 1:12 Clock Divide       011 = 1:12 Clock Divide         011 = 1:12 Clock Divide       011 = 1:12 Clock Divide         011 = 1:12 Clock Divide       011 = 1:12 Clock Divide         011 = 1:12 Clock Divide       011 = 1:12 Clock Divide         011 = 1:12 Clock Divi	oit 10-9											
IMV1 = Required State of Phase B input signal for match on index pulse         IMV0 = Required State of Phase A input signal for match on index pulse         In x4 Quadrature Count Mode:         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)         IMV0 = Required state of the selected Phase input signal for match on index pulse         Out = Required state of the selected Phase input signal for match on index pulse         IMV0 = Required state of the selected Phase input signal for match on index pulse         Out = Required state of the selected Phase input signal for match on index pulse         IMV0 = Required state of the selected Phase input signal for match on index pulse         Out = Required state of the selected Phase input signal for match on index pulse         IMV0 = Required state of the selected Phase input signal for match on index pulse         IMV0 = Required state of the selected Phase input signal for match on index pulse         IMV1 = Interrupts due to count errors are disabled         0 = Interrupts due to count errors are enabled         0 = Interrupts due to count errors are enabled         0 = Digital filter outputs enabled         0 = Digital filter outputs disabled (normal pin operation)         Ott 6-4       QECK<20>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:26 Clock Divide       101 = 1:128 Clock Divide         101 = 1:12 Clock Divide       11 = 1:126 Clock Divide				-	lex pulse when	the POSxCNT r	egister is to be	reset.				
IMV0 = Required State of Phase A input signal for match on index pulse         In x4 Quadrature Count Mode:         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)         IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:256 Clock Divide       101 = 1:128 Clock Divide         100 = 1:32 Clock Divide       101 = 1:16 Clock Divide         101 = 1:16 Clock Divide       010 = 1:32 Clock Divide         010 = 1:2 Clock Divide       010 = 1:2 Clock Divide         011 = 1:16 Clock Divide       010 = 1:4 Clock Divide         011 = 1:2 Clock Divide       001 = 1:2 Clock Divide         012 = 1:1 Clock Divide       001 = 1:1 Clock Divide												
In x4 Quadrature Count Mode:         IMV1 = Selects Phase input signal for Index state match (0 = Phase A, 1 = Phase B)         IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:256 Clock Divide       10 = 1:128 Clock Divide         100 = 1:32 Clock Divide       101 = 1:64 Clock Divide         011 = 1:16 Clock Divide       010 = 1:32 Clock Divide         010 = 1:2 Clock Divide       01 = 1:2 Clock Divide         010 = 1:2 Clock Divide       01 = 1:2 Clock Divide         00 = 1:1 Clock Divide       00 = 1:1 Clock Divide												
IMV0 = Required state of the selected Phase input signal for match on index pulse         bit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled       0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:256 Clock Divide       101 = 1:28 Clock Divide         100 = 1:32 Clock Divide       101 = 1:64 Clock Divide         001 = 1:4 Clock Divide       001 = 1:2 Clock Divide         000 = 1:1 Clock Divide       001 = 1:2 Clock Divide         001 = 1:2 Clock Divide       001 = 1:2 Clock Divide         001 = 1:2 Clock Divide       001 = 1:2 Clock Divide         000 = 1:1 Clock Divide       001 = 1:2 Clock Divide												
bit 8       CEID: Count Error Interrupt Disable bit         1 = Interrupts due to count errors are disabled         0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs enabled         0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:256 Clock Divide         101 = 1:128 Clock Divide         100 = 1:32 Clock Divide         011 = 1:16 Clock Divide         010 = 1:4 Clock Divide         010 = 1:2 Clock Divide         010 = 1:2 Clock Divide         010 = 1:1 Clock Divide         010 = 1:2 Clock Divide         010 = 1:1 Clock Divide         010 = 1:1 Clock Divide         010 = 1:1 Clock Divide						•		,				
1 = Interrupts due to count errors are disabled         0 = Interrupts due to count errors are enabled         bit 7       QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit         1 = Digital filter outputs enabled       0 = Digital filter outputs disabled (normal pin operation)         bit 6-4       QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits         111 = 1:256 Clock Divide       110 = 1:128 Clock Divide         101 = 1:64 Clock Divide       101 = 1:64 Clock Divide         011 = 1:16 Clock Divide       011 = 1:16 Clock Divide         010 = 1:2 Clock Divide       001 = 1:2 Clock Divide         001 = 1:2 Clock Divide       001 = 1:1 Clock Divide         000 = 1:1 Clock Divide       000 = 1:1 Clock Divide			-		ed Phase input	signal for matcl	n on index puls	е				
<ul> <li>bit 7</li> <li>QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit</li> <li>1 = Digital filter outputs enabled</li> <li>0 = Digital filter outputs disabled (normal pin operation)</li> <li>bit 6-4</li> <li>QECK&lt;2:0&gt;: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits</li> <li>111 = 1:256 Clock Divide</li> <li>101 = 1:128 Clock Divide</li> <li>101 = 1:64 Clock Divide</li> <li>100 = 1:32 Clock Divide</li> <li>011 = 1:16 Clock Divide</li> <li>010 = 1:4 Clock Divide</li> <li>010 = 1:2 Clock Divide</li> <li>000 = 1:1 Clock Divide</li> </ul>	bit 8		•									
bit 7 QEOUT: QEAx/QEBx/INDXx Pin Digital Filter Output Enable bit 1 = Digital filter outputs enabled 0 = Digital filter outputs disabled (normal pin operation) bit 6-4 QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits 111 = 1:256 Clock Divide 110 = 1:128 Clock Divide 101 = 1:64 Clock Divide 100 = 1:32 Clock Divide 011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 010 = 1:2 Clock Divide 001 = 1:2 Clock Divide 000 = 1:1 Clock Divide		•										
<ul> <li>1 = Digital filter outputs enabled</li> <li>0 = Digital filter outputs disabled (normal pin operation)</li> <li>bit 6-4</li> <li>QECK&lt;2:0&gt;: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits</li> <li>111 = 1:256 Clock Divide</li> <li>101 = 1:128 Clock Divide</li> <li>101 = 1:64 Clock Divide</li> <li>100 = 1:32 Clock Divide</li> <li>011 = 1:16 Clock Divide</li> <li>010 = 1:4 Clock Divide</li> <li>010 = 1:2 Clock Divide</li> <li>001 = 1:2 Clock Divide</li> <li>000 = 1:1 Clock Divide</li> </ul>	hit 7	•				able bit						
bit 6-4 QECK<2:0>: QEAx/QEBx/INDXx Digital Filter Clock Divide Select Bits 111 = 1:256 Clock Divide 110 = 1:128 Clock Divide 101 = 1:64 Clock Divide 100 = 1:32 Clock Divide 011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 010 = 1:2 Clock Divide 001 = 1:2 Clock Divide												
111 = 1:256 Clock Divide 110 = 1:128 Clock Divide 101 = 1:64 Clock Divide 100 = 1:32 Clock Divide 011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 001 = 1:2 Clock Divide 000 = 1:1 Clock Divide		0 = Digital fi	Iter outputs disa	bled (normal	pin operation)							
110 = 1:128 Clock Divide 101 = 1:64 Clock Divide 100 = 1:32 Clock Divide 011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 001 = 1:2 Clock Divide 000 = 1:1 Clock Divide	bit 6-4			NDXx Digital	Filter Clock Div	ide Select Bits						
101 = 1:64 Clock Divide 100 = 1:32 Clock Divide 011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 001 = 1:2 Clock Divide 000 = 1:1 Clock Divide												
100 = 1:32 Clock Divide 011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 001 = 1:2 Clock Divide 000 = 1:1 Clock Divide												
011 = 1:16 Clock Divide 010 = 1:4 Clock Divide 001 = 1:2 Clock Divide 000 = 1:1 Clock Divide												
001 = 1:2 Clock Divide 000 = 1:1 Clock Divide												
000 = 1:1 Clock Divide		010 = 1:4 C	lock Divide									

### 查询dspic33F164CS606供应产 18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters and so on. The SPI module is compatible with SPI and SIOP from Motorola<sup>®</sup>.

The SPI module consists of a 16-bit shift register, SPIxSR (where x = 1), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a STATUS register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (Serial Data Input)
- SDOx (Serial Data Output)
- SCKx (Shift Clock Input Or Output)
- SSx (Active-Low Slave Select).

In Master mode operation, SCK is a clock output; in Slave mode, it is a clock input.




FIGURE 18-1: SPI MODULE BLOCK DIAGRAM

### 查询dsPIC33FJ64GS606供应商 <del>REGISTER 18-1: SPIXSTAT: SP</del>IX STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
SPIEN	—	SPISIDL	—	—	—	—	—				
bit 15	·						bit 8				
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0				
—	SPIROV		—	—	—	SPITBF	SPIRBF				
bit 7							bit 0				
Legend:		C = Clearable	bit								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	t 15 <b>SPIEN:</b> SPIx Enable bit $1 =$ Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins										
	0 = Disables module										
bit 14	Unimplemen	Unimplemented: Read as '0'									
bit 13	SPISIDL: Stop in Idle Mode bit										
		ue module ope module operat			le mode						
bit 12-7	Unimplemen	ted: Read as '	כ'								
bit 6	1 = A new by previous	eive Overflow /te/word is com data in the SPI ow has occurre	pletely receive xBUF register		ed. The user so	ftware has not	read the				
bit 5-2	Unimplemen	ted: Read as '	כי								
bit 1	SPITBF: SPI	k Transmit Buff	er Full Status	bit							
	<ul> <li>1 = Transmit not yet started, SPIxTXB is full</li> <li>0 = Transmit started, SPIxTXB is empty. Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.</li> </ul>										
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status b	oit							
	0 = Receive data from		e, SPIxRXB is PIxRXB. Auto		atically set in hardware						

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-				
_	—	_	DISSCK	DISSDO	MODE16	SMP	CKE				
bit 15						1					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-				
SSEN <sup>(3)</sup>	CKP	MSTEN	R/W-U	SPRE<2:0>(2)			<1:0> <sup>(2)</sup>				
bit 7	UKF	MOTEIN		3FRE<2.02	,	FFNL	\$1.02				
Legend:											
R = Readable I		W = Writable		•	mented bit, read						
-n = Value at P	OR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-13	Unimplemer	nted: Read as '	0'								
bit 12	-			er modes only)							
	1 = Internal S	SPI clock is disa SPI clock is ena	abled; pin fun								
bit 11	DISSDO: Dis	able SDOx pin	bit								
	<ul> <li>1 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is controlled by the module</li> </ul>										
bit 10	MODE16: Word/Byte Communication Select bit										
		ication is word- ication is byte-		)							
bit 9		ata Input Sam	ole Phase bit								
	Master mode:										
	<ol> <li>I = Input data sampled at end of data output time</li> <li>Input data sampled at middle of data output time</li> </ol>										
	Slave mode: SMP must be cleared when SPIx is used in Slave mode.										
bit 8	CKE: SPIx C	lock Edge Sele	ect bit <sup>(1)</sup>								
					clock state to Id						
bit 7		e Select Enable		ode) <sup>(3)</sup>							
	$1 = \frac{SSx}{SSx} pin u$ 0 = SSx pin r	used for Slave i not used by mo	mode dule; pin cont	rolled by port fu	unction						
bit 6		Polarity Select I									
				ve state is a lov ve state is a hig							
	MSTEN: Master Mode Enable bit										
bit 5	MSTEN: Mas	ster Mode Enac	Die Dit								
bit 5	<b>MSTEN:</b> Mas 1 = Master m 0 = Slave mo	node									

**3:** This bit must be cleared when FRMEN = 1.

# 套词dsPIC33FI64CS606供应答Pix CONTROL REGISTER 1 (CONTINUED)

- - **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
    - 2: Do not set both primary and secondary prescalers to a value of 1:1.
    - **3:** This bit must be cleared when FRMEN = 1.

REGISTER	18-3: SPIXC	UNZ: SPIX C		EGISTER 2					
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	FRMPOL	_	_		—	_		
bit 15							bit		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
		_	—			FRMDLY	—		
bit 7	·					· · ·	bit		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkno	own		
bit 15	1 = Framed S	med SPIx Supp SPIx support en SPIx support dis	abled ( <mark>SSx</mark> pi	in used as fran	ne sync pulse in	put/output)			
bit 14	1 = Frame sy	me Sync Pulse (nc pulse input ( (nc pulse output	(slave)	ntrol bit					
bit 13	1 = Frame sy	ame Sync Pulso nc pulse is acti nc pulse is acti	ve-high						
bit 12-2	Unimplemer	nted: Read as '	כי						
bit 1	FRMDLY: Fra	ame Sync Pulse	e Edge Select	bit					
		nc pulse coinci							
bit 0	Unimplemer	ted: This bit m	ust not be set	to '1' by the u	ser application				
	-			-					

#### 查询dePIC23FJ64GS606供应商 REGISTER 18-3: SPIXCON2: SPIx CONTROL REGISTER 2

查询dsPIC33FJ64GS606供应商 NOTES:

# 查询会员IC3NTER-INTEGRATED CIRCUIT (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit (I<sup>2</sup>C<sup>TM</sup>)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit  $(I^2C)$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation.
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing.
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing.
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly.

### 19.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I<sup>2</sup>C module can operate either as a slave or a master on an I<sup>2</sup>C bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing


For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site (www.microchip.com) for the latest "*dsPIC33F/PIC24H Family Reference Manual*" sections.

### 19.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and STATUS registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A Status bit, ADD10, indicates 10-Bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated. 查阅读EIG33FJ64G2646世区费 DIAGRAM (x = 1)



### 查询dsPIC33FJ64GS606供应商 REGISTER 19-1: 12CxCON: I2Cx CONTROL REGISTER

	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15					I		bit 8				
	-										
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bit (				
Legend:		U = Unimple	mented bit, re	ad as '0'							
R = Readable	bit	W = Writable	e bit	HS = Hardwar	e Settable bit	HC = Hardwar	e Clearable bit				
-n = Value at F	POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15	12CEN: 12C	x Enable bit									
						s as serial port p	ins				
				pins are contro	lled by port func	tions.					
bit 14	Unimplem	ented: Read	<b>as</b> '0'								
bit 13		Stop in Idle Mo									
					s an Idle mode						
bit 12	<ul> <li>0 = Continue module operation in Idle mode</li> <li>SCLREL: SCLx Release Control bit (when operating as I<sup>2</sup>C slave)</li> </ul>										
		e SCLx clock		men operating	as i C slavej						
			(clock stretch	ו)							
	<u>If STREN =</u>	<u>= 1:</u>									
	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.										
	If STREN =	-									
	Bit is R/S (i transmissio		can only write	'1' to release o	clock). Hardware	clear at beginnii	ng of slave				
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit										
	1 = IPMI mode is enabled; all addresses Acknowledged										
		ode disabled									
bit 10	A10M: 10-Bit Slave Address bit										
	1 = I2CxAE		slave address	3							
bit 9	1 = I2CxAE 0 = I2CxAE	DD is a 10-bit DD is a 7-bit s	slave address								
	1 = I2CxAE 0 = I2CxAE <b>DISSLW</b> : D 1 = Slew ra	DD is a 10-bit DD is a 7-bit s	slave address lave address Rate Control b abled								
	1 = I2CxAE 0 = I2CxAE <b>DISSLW:</b> D 1 = Slew ra 0 = Slew ra	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis	slave address lave address Rate Control b abled abled								
bit 9	1 = I2CxAE 0 = I2CxAE DISSLW: D 1 = Slew ra 0 = Slew ra SMEN: SM 1 = Enable	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis ate control ena Bus Input Le I/O pin thresl	slave address lave address Rate Control b abled abled vels bit nolds complia		specification						
bit 9	1 = I2CxAE 0 = I2CxAE DISSLW: D 1 = Slew ra 0 = Slew ra SMEN: SM 1 = Enable 0 = Disable	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis the control ena Bus Input Lev I/O pin threst SMBus inpu	slave address lave address Rate Control b abled abled vels bit nolds complia t thresholds	it nt with SMBus	-						
bit 9 bit 8	1 = I2CxAE 0 = I2CxAE DISSLW: D 1 = Slew ra 0 = Slew ra SMEN: SM 1 = Enable 0 = Disable GCEN: Gei 1 = Enable (module	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis the control ena Bus Input Lev I/O pin thresh SMBus inpu neral Call Ena interrupt whe	slave address lave address Rate Control b abled vels bit nolds complia t thresholds able bit (when en a general c or reception)	hit nt with SMBus operating as l <sup>2</sup>	-	CxRSR					
bit 9 bit 8	1 = I2CxAE 0 = I2CxAE DISSLW: D 1 = Slew ra 0 = Slew ra SMEN: SM 1 = Enable 0 = Disable GCEN: Get 1 = Enable (module 0 = Genera	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis the control ena Bus Input Lev I/O pin thresh SMBus inpu neral Call Ena interrupt whe is enabled for a call address	slave address lave address Rate Control b abled vels bit holds complia t thresholds able bit (when en a general c pr reception) s disabled	hit nt with SMBus operating as l <sup>2</sup> all address is re	<sup>2</sup> C slave) eceived in the I2						
bit 9 bit 8	1 = I2CxAE 0 = I2CxAE DISSLW: D 1 = Slew ra 0 = Slew ra SMEN: SM 1 = Enable 0 = Disable GCEN: Get 1 = Enable (module 0 = Genera STREN: SO	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis the control ena Bus Input Lev I/O pin thresh SMBus input neral Call Ena interrupt whe is enabled fu call address CLx Clock Str	slave address lave address Rate Control b abled vels bit nolds complia t thresholds able bit (when en a general c or reception) s disabled etch Enable b	hit nt with SMBus operating as l <sup>2</sup> all address is re	<sup>2</sup> C slave)						
bit 9 bit 8 bit 7	1 = I2CxAE 0 = I2CxAE DISSLW: D 1 = Slew ra 0 = Slew ra SMEN: SM 1 = Enable 0 = Disable GCEN: Get 1 = Enable (module 0 = Genera STREN: SC Used in cor	DD is a 10-bit DD is a 7-bit s Disable Slew F ate control dis the control ena Bus Input Lev I/O pin thresh SMBus input neral Call Ena interrupt whe is enabled for al call address CLx Clock Str njunction with	slave address lave address Rate Control b abled vels bit holds complia t thresholds able bit (when en a general c pr reception) s disabled	hit nt with SMBus operating as l <sup>2</sup> all address is re it (when operat	<sup>2</sup> C slave) eceived in the I2						

### 查询dsPIC33FJ64GS606供应商

### **REGISTER 19-1:** I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence.
	1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
	0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Enables Receive mode for I<sup>2</sup>C. Hardware clear at end of eighth bit of master receive data byte.</li> <li>0 = Receive sequence not in progress</li> </ul>
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul><li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li><li>0 = Stop condition not in progress</li></ul>
bit 1	<b>RSEN:</b> Repeated Start Condition Enable bit (when operating as I <sup>2</sup> C master)
	1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul><li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.</li><li>0 = Start condition not in progress</li></ul>

### 查询dsPIC33FJ64GS606供应商 REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HSC	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	-	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0

Legend:	U	J = Unimplemented bit,	read as '0'	
R = Readable bit -n = Value at POR		W = Writable bitHS = Hardware Settable bitHSC = Hardware'1' = Bit is set'0' = Bit is clearedx = Bit is unknow		HSC = Hardware Settable/Clearable x = Bit is unknown
bit 15 ACKSTAT: Acknowledge Status bit				

bit to	(when operating as $I^2C$ master, applicable to master transmit operation) 1 = NACK received from slave
	0 = ACK received from slave Hardware set or clear at end of slave Acknowledge.
bit 14	<ul> <li>TRSTAT: Transmit Status bit (when operating as I<sup>2</sup>C master, applicable to master transmit operation)</li> <li>1 = Master transmit is in progress (8 bits + ACK)</li> <li>0 = Master transmit is not in progress</li> <li>Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.</li> </ul>
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	<ul> <li>1 = A bus collision has been detected during a master operation</li> <li>0 = No collision</li> <li>Hardware set at detection of bus collision.</li> </ul>
bit 9	GCSTAT: General Call Status bit
	<ol> <li>1 = General call address was received</li> <li>0 = General call address was not received</li> <li>Hardware set when address matches general call address. Hardware clear at Stop detection.</li> </ol>
bit 8	ADD10: 10-Bit Address Status bit
	<ul> <li>1 = 10-bit address was matched</li> <li>0 = 10-bit address was not matched</li> <li>Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.</li> </ul>
bit 7	IWCOL: Write Collision Detect bit
	1 = An attempt to write the I2CxTRN register failed because the $I^2$ C module is busy 0 = No collision
bit 6	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
	<b>I2COV:</b> Receive Overflow Flag bit 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow Hardware set at attempt to transfer I2CxRSP to I2CxRCV/ (algored by setting)
64 <i>6</i>	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	<ul> <li>D_A: Data/Address bit (when operating as I<sup>2</sup>C slave)</li> <li>1 = Indicates that the last byte received was data</li> </ul>
	<ul> <li>0 = Indicates that the last byte received was data</li> <li>0 = Indicates that the last byte received was device address</li> <li>Hardware clear at device address match. Hardware set by reception of slave byte.</li> </ul>
bit 4	P: Stop bit
	<ul> <li>1 = Indicates that a Stop bit has been detected last</li> <li>0 = Stop bit was not detected last</li> <li>Hardware set or clear when Start, Repeated Start or Stop detected.</li> </ul>

#### 查询dsPIC33FJ64GS606供应商 <del>REGISTER 19-2: I2CxSTAT: I2C</del>x STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> <li>Hardware set or clear when Start, Repeated Start or Stop detected.</li> </ul>
h it O	
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive complete, I2CxRCV is full</li> <li>0 = Receive not complete, I2CxRCV is empty</li> <li>Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads</li> <li>I2CxRCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit complete, I2CxTRN is empty</li> <li>Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.</li> </ul>

#### 查询dsPIC33FJ64GS606供应商 REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK	<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkn	own	

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查询dsPIC33FJ64GS606供应商 NOTES:

# **ECEIVER TRANSMITTER** (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device families. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support
- Support for DMA

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

#### FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN <sup>(1)</sup>		USIDL	IREN <sup>(2)</sup>	RTSMD	_		<1:0>
bit 15						_	bit 8
R/W-0 HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL
bit 7							bit (
Legend:		HC = Hardwa	re Clearable				
R = Readabl	e hit	W = Writable I		II = Unimple	mented bit, rea	d as '0'	
-n = Value at		(1' = Bit is set)	on	'0' = Bit is cle		x = Bit is unki	nown
bit 15	UARTEN: UA	ARTx Enable bit	(1)				
		s enabled; all U					
	0 = UARTx is minimal	s disabled; all L	JARTx pins a	are controlled b	by PORT latche	s; UARTx powe	er consumptior
bit 14		ted: Read as '0	)'				
bit 13	-	in Idle Mode bit					
	•	nue module ope		device enters I	dle mode		
		e module operat					
oit 12		Encoder and De		le bit <sup>(2)</sup>			
		oder and decod					
oit 11	0 = IrDA encoder and decoder disabled <b>RTSMD:</b> Mode Selection for UxRTS Pin bit						
		oin in Simplex m					
	0 = UxRTS p	pin in Flow Cont	rol mode				
bit 10	Unimplemen	ited: Read as '0	)'				
bit 9-8		JARTx Enable b					
		UxRX and BCL UxRX, UxCTS				controlled by PC	ORI latches
	$01 = \mathbf{U}\mathbf{x}\mathbf{T}\mathbf{X},$	UxRX and UxR	TS pins are e	enabled and us	sed; UxCTS pin		
		and UxRX pins a	are enabled a	and used; UxC	TS and UxRTS	/BCLK pins cor	trolled by
oit 7		latches e-up on Start bit	Dotoct Durin	a Sloop Modo	Enable bit		
л 7		vill continue to s				on falling edge:	bit cleared
		are on following	•	in or pin, inton	apt generated t	in raining eage,	
	0 = No wake	•					
bit 6		ARTx Loopback		t bit			
		oopback mode k mode is disab					
bit 5	-	o-Baud Enable					
	1 = Enable b	aud rate measu	urement on th	he next charac	ter – requires r	eception of a S	ync field (55h
		ther data; cleare			etion		
	0 = Baud rat	e measurement	disabled or	completed			
Note 1: F	Refer to Sectior	n 17. "UART"	(DS70188)	in the <i>"dsPIC</i>	33F/PIC24H Fa	amily Referenc	e <i>Manual"</i> fo
ir	nformation on en	abling the UAR	T module for	receive or tran			
a	available on the N	viicrochip web s	ite, www.mic	rochip.com.			

### **2:** This feature is only available for the $16x BRG \mod (BRGH = 0)$ .

### 查询dspic33FI64GS606供应意 REGISTER 20-1: UXMODE: UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	<ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	11 = 9-bit data, no parity
	10 = 8-bit data, odd parity
	01 = 8-bit data, even parity 00 = 8-bit data, no parity
1.11.0	
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits
	0 = One Stop bit

- Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation. That section of the manual is available on the Microchip web site, www.microchip.com.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

#### 查询dsPIC33FI64GS606供应商 <del>REGISTER 20-2: UXSTA: UART</del>x STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1	
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN <sup>(1)</sup>	UTXBF	TRMT	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0	
URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	
bit 7							bit 0	
Legend:		HC = Hardware	Clearable bit	C = Clearable	e bit			
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	x = Bit is unknown	

bit 15,13	UTXISEL<1:0>: Transmission Interrupt Mode Selection bits
	11 = Reserved; do not use 10 = Interrupt when a character is transferred to the Transmit Shift register, and as a result, the
	transmit buffer becomes empty
	01 = Interrupt when the last character is shifted out of the Transmit Shift register; all transmit operations are completed
	00 = Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer)
bit 14	UTXINV: Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle state is '0'
	0 = UxTX Idle state is '1'
	$\frac{\text{If IREN = 1:}}{1000}$
	<ul> <li>1 = IrDA<sup>®</sup> encoded UxTX Idle state is '1'</li> <li>0 = IrDA encoded UxTX Idle state is '0'</li> </ul>
bit 12	
	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit <sup>(1)</sup>
	1 = Transmit enabled, UxTX pin controlled by UARTx
	0 = Transmit disabled, any pending transmission is aborted and buffer is reset; UxTX pin controlled
	by port
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full; at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	<ul> <li>1 = Transmit Shift register is empty and transmit buffer is empty (the last transmission has completed)</li> <li>0 = Transmit Shift register is not empty, a transmission is in progress or queued</li> </ul>
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation. That section of the manual is available on the Microchip web site, www.microchip.com.

### 查询depicaspi646S606供应商 REGISTER 20-2: UXSTA: OARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.
	0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read
	0 = Receive buffer is empty
Note 1: R	Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for

**Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation. That section of the manual is available on the Microchip web site, www.microchip.com.

查询dsPIC33FJ64GS606供应商 NOTES:

### 查询h<u>DIC 岩NHANCED CA</u>Ñ (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the dsPIC33F/PIC24H Family Reference Manual, which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet<sup>™</sup> addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

### 21.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

### 查@ULE BLOCK DIAGRAM



### 查询知是BIC3MpdesCefOpenation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

### 21.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- · Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

#### 21.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

### 21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

### 21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

#### 21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

### 21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
	_	CSIDL	ABAT			REQOP<2:0>					
it 15			•				bit				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
	OPMODE<2:0>		—	CANCAP		—	WIN				
oit 7							bit				
egend:						pit r = Bit is Rese	rved				
R = Readabl		W = Writable		•	mented bit, re						
n = Value at	i POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
oit 15-14	Unimplement	tad: Pood os '	0'								
bit 13	CSIDL: Stop i										
JIL 13	-			levice enters lo	lle mode						
	0 = Continue I										
oit 12		•									
		ABAT: Abort All Pending Transmissions bit 1 = Signal all transmit buffers to abort transmission									
	0 = Module wi	ill clear this bit	when all tran	smissions are	aborted						
oit 11	Reserved: Do	o not use									
oit 10-8	REQOP<2:0>: Request Operation Mode bits										
		000 = Set Normal Operation mode									
	001 = Set Disable mode										
	010 = Set Loopback mode 011 = Set Listen Only Mode										
	100 = Set Configuration mode										
		101 = Reserved									
	110 = Reserv										
-:	111 = Set List										
oit 7-5	OPMODE<2:0	-		-l -							
		000 = Module is in Normal Operation mode 001 = Module is in Disable mode									
		010 = Module is in Loopback mode									
	011 = Module	011 = Module is in Listen Only mode									
		100 = Module is in Configuration mode									
	101 = Reserv 110 = Reserv	101 = Reserved									
	110 = Reserv 111 = Module		l Messages m	node							
oit 4	Unimplement			1000							
bit 3	-			Capture Event	Enable bit						
=		-		nessage receiv							
	0 = Disable C	-		0							
oit 2-1	Unimplement	ted: Read as '	0'								
oit 0	WIN: SFR Ma	p Window Sel	ect bit								
	1 = Use filter v										
	0 = Use buffer										

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	—	_	—	_	—	_	
bit 15							bit	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
_	_	—			DNCNT<4:0	)>		
bit 7							bit	
Legend: C = Writeable bit, but only '0' can be written to clear the bit								
R = Readable bit		W = Writable b	W = Writable bit		U = Unimplemented bit, rea		ead as '0'	
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-5	Unimplemented: Read as '0'
bit 4-0	DNCNT<4:0>: DeviceNet™ Filter Bit Number bits
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	•
	•
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0				
	_	_			FILHIT<4:0	>					
pit 15							bit				
U-0	R-1	R-0	R-0		R-0	R-0	R-0				
 bit 7				ICODE<6:0>			bit				
							bit				
Legend:		C = Writeable	bit, but only	'0' can be writter	n to clear the	bit					
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown				
			<b>a</b> 1								
bit 15-13 bit 12-8	•	nted: Read as ' : Filter Hit Num									
DIL 12-0			Der Dits								
	10000-11111 = Reserved 01111 = Filter 15										
	•										
	•										
	•										
	00001 = Filte										
	00000 = Filte		<b>a</b> 1								
bit 7 bit 6-0	Unimplemented: Read as '0'										
0-0 110	ICODE<6:0>: Interrupt Flag Code bits										
	1000101-111111 = Reserved 1000100 = FIFO almost full interrupt										
	1000011 = Receiver overflow interrupt										
	1000010 = Wake-up interrupt										
	1000001 = Error interrupt 1000000 = No interrupt										
	•	10or									
	•										
	•										
	0010000-0111111 = Reserved										
	0001111 <b>= F</b>	RB15 buffer Inte	errupt								
	•										
	•										
	• 0001001 = RB9 buffer interrupt										
	0001000 = RB8 buffer interrupt										
	0000111 = TRB7 buffer interrupt 0000110 = TRB6 buffer interrupt										
	0000101 = TRB5 buffer interrupt 0000100 = TRB4 buffer interrupt										
		RB3 buffer inte									
		RB2 buffer inte									
	0000001 = T	<b>FRB1</b> buffer inte	errupt								

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
	DMABS<2:0>		_	—	_	_	_			
bit 15							bit			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
0-0	0-0	0-0	R/W-U	R/W-0	FSA<4:0>	R/W-U	R/W-U			
bit 7					1 074.02		bit			
Legend:		C = Writeable	bit but only	ή can be writt	en to clear the b	oit				
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
			<b>.</b>							
bit 15-13	DMABS<2:0>: DMA Buffer Size bits									
	111 = Reserved 110 = 32 buffers in DMA RAM									
	101 = 32 buffers in DMA RAM									
	100 = 16 buffers in DMA RAM									
	011 = 12 buffers in DMA RAM									
	010 = 8 buffers in DMA RAM									
	001 = 6 buffers in DMA RAM									
	000 = 4 buffe	ers in DMA RAN	Λ							
bit 12-5	Unimplemented: Read as '0'									
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits									
	11111 = Read buffer RB31									
	11110 = Read buffer RB30									

•

•

• 00001 = Tx/Rx buffer TRB1

00000 = Tx/Rx buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
		– FBP<5:0>								
bit 15	ł	•					bit 8			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
—	—			FNR	3<5:0>					
bit 7							bit C			
Legend:		C = Writable b	bit. but only '(	)' can be written	to clear the	bit				
R = Readab	le bit	W = Writable	-	U = Unimplen						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	iown			
bit 15-14	•	ented: Read as '								
bit 13-8	FBP<5:0>: FIFO Buffer Pointer bits									
	011111 <b>= F</b>									
	011110 = F	RB30 buffer								
	•									
	•									
	•									
	000001 = TRB1 buffer 000000 = TRB0 buffer									
bit 7-6		ented: Read as '	ר <b>י</b>							
bit 5-0										
	011111 = F	FIFO Next Rea RB31 buffer								
	011110 = F									
	•									
	•									
	•									
	000001 = 7	RB1 buffer								
		RB0 buffer								

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWA				
bit 15	•		•								
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C·				
IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBI				
bit 7											
Legend:		C = Writeable	bit, but only '	0' can be writt	en to clear the b	pit					
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-14	Unimplemer	ted: Read as '	0'								
bit 13	TXBO: Trans	mitter in Error S	State Bus Off	bit							
		er is in Bus Off er is not in Bus									
bit 12	TXBP: Trans	mitter in Error S	State Bus Pas	sive bit							
	1 = Transmitt	er is in Bus Pa	ssive state								
	0 = Transmit	er is not in Bus	Passive state	e							
bit 11		iver in Error Sta		ve bit							
		is in Bus Passi is not in Bus Pa									
hit 10				a hit							
bit 10	TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state										
		er is not in Erro	-	ite							
bit 9		ceiver in Error S	-								
	1 = Receiver	is in Error War is not in Error \	ning state								
bit 8	EWARN: Tra	nsmitter or Rec	eiver in Error	State Warning	bit						
		er or Receiver er or Receiver									
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit										
	1 = Interrupt Request has occurred										
	-	Request has no									
bit 6		Wake-up Activi		ag bit							
		Request has or Request has no									
bit 5	-	-		ources in CilN	F<13:8> regist	er)					
		Request has or				01)					
		Request has no									
bit 4	-	ted: Read as '									
bit 3	FIFOIF: FIFC	Almost Full Inf	terrupt Flag bi	t							
	1 = Interrupt Request has occurred										
	-	Request has no									
bit 2		Buffer Overflow	•	ig bit							
	1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred										
hit 1	-	-									
bit 1		ffer Interrupt Fla Request has or	-								
	•	Request has no									
bit 0	-	fer Interrupt Fla									

#### © 2010 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—		—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
		0	lette le cotte contra d	· · · · · · · · · · · · · · · · · · ·		:.					
Legend:	I				en to clear the b						
R = Readab		W = Writable		U = Unimpler							
-n = Value a	TPOR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	Unimplemer	ted: Pead as '	0'								
bit 7	Unimplemented: Read as '0' IVRIE: Invalid Message Received Interrupt Enable bit										
	1 = Interrupt Request Enabled										
	0 = Interrupt Request not enabled										
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit										
	1 = Interrupt Request Enabled										
	0 = Interrupt Request not enabled										
bit 5	ERRIE: Error Interrupt Enable bit										
	1 = Interrupt Request Enabled										
bit 4	0 = Interrupt Request not enabled										
bit 3	-	Unimplemented: Read as '0'									
DIL 3	FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt Request Enabled										
	0 = Interrupt Request not enabled										
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit										
	1 = Interrupt Request Enabled										
	0 = Interrupt Request not enabled										
bit 1	RBIE: RX Buffer Interrupt Enable bit										
		1 = Interrupt Request Enabled 0 = Interrupt Request not enabled									
bit 0	-	-									
	<b>TBIE</b> : TX Buffer Interrupt Enable bit 1 = Interrupt Request Enabled										
	1 – Interrupt	Request Enabl	٥d								

#### 查询depic33FI646S606供应意 REGISTER 21-8: CIEC ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

	•••••••		•						
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
			TERR	CNT<7:0>					
bit 15							bit 8		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
_	-	-	RERR	CNT<7:0>	-	-	-		
bit 7							bit 0		
Legend:		C = Writeable bi	it, but only	'0' can be written t	to clear the	bit			
R = Readable bit	t	W = Writable bit	-	U = Unimplemented bit, read as '0'					
-n = Value at PO	R	'1' = Bit is set	t is set '0' = Bit is cleared x = Bit is unknown						

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

#### REGISTER 21-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>	BRP<5:0>					
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ 00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN 00 0000 = TQ = 2 x 1 x 1/FCAN

© 2010 Microchip Technology Inc.

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
	WAKFIL	—	_	—		SEG2PH<2:0>					
oit 15							bit 8				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	SAM	S	SEG1PH<2:0>	>		PRSEG<2:0>					
oit 7							bit (				
_egend:			•.								
R = Readable		W = Writable k	Dit	-	nented bit, read						
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
		ntad. Daad as (c	<b>、</b> ,								
oit 15 oit 14	-	nted: Read as '(		Vaka un hit							
nt 14		elect CAN bus Li		vake-up bit							
		N bus line filter for line filter is not		e-up							
oit 13-11		nted: Read as '0		o up							
oit 10-8	=	0>: Phase Segn									
	111 = Length	-									
	•										
	•										
	•										
	000 = Length	h is 1 x TQ									
oit 7	SEG2PHTS:	SEG2PHTS: Phase Segment 2 Time Select bit									
	1 = Freely programmable										
		= Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater									
pit 6	SAM: Sample of the CAN bus Line bit										
	1 = Bus line is sampled three times at the sample point										
	<ul> <li>0 = Bus line is sampled once at the sample point</li> <li>SEG1PH&lt;2:0&gt;: Phase Segment 1 bits</li> </ul>										
oit 5-3	111 = Length	-	ient i bits								
		IIISOXIQ									
	•										
	•										
	000 = Length	h is 1 x To									
oit 2-0	-	>: Propagation 1	Time Seamen	t bits							
<i>n</i> 2 0	111 = Length		nine deginen								
	•										
	•										
	•										
	000 = Length	h is 1 x Tq									
	94										

# 查询REGISTER 2014 06.0 CitENT TECAN™ ACCEPTANCE FILTER ENABLE REGISTER

	-							
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	
bit 7							bit 0	
Legend:		C = Writeable	bit, but only '	D' can be writte	en to clear the b	it		
R = Readable	ble bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

bit 7

-n = Value at POR

FLTENn: Enable Filter n to Accept Messages bits

'1' = Bit is set

1 = Enable Filter n

0 = Disable Filter n

### REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP<	<3:0>			F2BP	<3:0>	
bit 15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F1BP<3:0>					F0BP	<3:0>	

1101 (0.02

Legend:	C = Writeable bit, but only '0' can be written to clear the bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-12	<b>F3BP&lt;3:0&gt;:</b> RX Buffer Mask for Filter 3 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer Mask for Filter 2 bits (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer Mask for Filter 1 bits (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer Mask for Filter 0 bits (same values as bit 15-12)

bit 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BF	°<3:0>			F6BF	°<3:0>		
bit 15	bit 15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BF	°<3:0>			F4BF	°<3:0>		
bit 7				-			bit (	
<u> </u>		<b>A</b> 1441						
Legend: C = Writeable bit, but only 'C								
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-12	1111 = Filte 1110 = Filte •	RX Buffer Masl r hits received ir r hits received ir r hits received ir	n RX FIFO bu n RX Buffer 14	ffer				
		r hits received ir						
bit 11-8		RX Buffer Masl		-	-			
bit 7-4	F5BP<3:0>:	RX Buffer Masl	< for Filter 5 b	5 bits (same values as bit 15-12)				

bit 3-0 F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bit 15-12)

### REGISTER 21-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
17/00-0			17/00-0	10,00-0		><3:0>	17,00-0		
	FIIDF	<3.0>			FIUD	-<3.0>	hit O		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
11/00-0	F9BP		10/00-0	10/00-0		P<3:0>	17/00-0		
L:1 7	L ADL	<3.0>			FODF	<3.0>	hit O		
bit 7							bit 0		
Legend:		C = Writeable	bit, but only	'0' can be writte	en to clear the b	oit			
R = Readable bit $W = Writable bit$				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle		x = Bit is unkr	nown		
bit 15-12	F11BP<3:0>	: RX Buffer Ma	sk for Filter 1	1 bits					
	1111 = Filter	hits received in	n RX FIFO bu	lffer					
	1110 = Filter	hits received in	n RX Buffer 1	4					
	•	•							
	•								
	•								
	0001 = Filter	hits received in	n RX Buffer 1						
	0000 = Filter	hits received in	n RX Buffer 0						
bit 11-8	F10BP<3:0>	: RX Buffer Ma	sk for Filter 1	0 bits (same val	lues as bit 15-1	2)			
bit 7-4				oits (same value					
bit 3-0				oits (same value	,				
dit 3-0	F0BP<3:U>:	KA Builer Mas	K IOF FIITER 8 C	Dits (same value	s as dit 15-12)				

# 

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F15B	P<3:0>			F14BF	><3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		P<3:0>				P<3:0>		
bit 7				1			bit 0	
Legend:	end: C = Writeable bit, but of			0' can be writte	en to clear the b	oit		
R = Readable bit $W = Writable bit$		bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value at POR '1' = Bit is set		:	'0' = Bit is cleared x = Bit is unknown					
bit 15-12	1111 = Filte 1110 = Filte •	RX Buffer Ma r hits received in r hits received in	n RX FIFO buf n RX Buffer 14	fer				
	0001 1.1.0	r hits received in r hits received in						
bit 11-8	F14BP<3:0	RX Buffer Ma	sk for Filter 14	bits (same val	lues as bit 15-1	2)		
bit 7-4	F13BP<3:0	RX Buffer Ma	sk for Filter 13	bits (same val	lues as bit 15-1	2)		

bit 3-0 F12BP<3:0>: RX Buffer Mask for Filter 12 bits (same values as bit 15-12)

REGISTER	21-16 <sup>4</sup> CiRXI	nSID ECAN		ANCE FILTE	R STANDARI		REGISTER		
	n (n =								
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	—	EXIDE		EID17	EID16		
bit 7	·						bit 0		
Logondu		C – Writachla	hit but only "	0' oon ho writto	n to clear the k	\i+			
Legend:	a hit		-	0' can be writte					
R = Readable		W = Writable			nented bit, read				
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$					
bit 15-5	SID<10:0>: 3	Standard Identif	er bits						
	1 = Message	address bit SIE address bit SIE	Dx must be '1						
bit 4	Unimpleme	nted: Read as '	)'						
bit 3	EXIDE: Exte	EXIDE: Extended Identifier Enable bit							

1 = Match only messages with extended identifier addresses 0 = Match only messages with standard identifier addresses

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

If MIDE = 1 then:

If MIDE = 0 then: Ignore EXIDE bit.

Unimplemented: Read as '0'

EID<17:16>: Extended Identifier bits

bit 2

bit 1-0

春褐はSPER-33F-16:4℃的始始的音CAN™	ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER
n (n = 0-15)	

#### 查询dspIC33FI64CS606供应商 REGISTER 21-17: CIRXENEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

	•	•					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writeable bit, but only	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

### REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSł	<<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSł	<<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSI	<<1:0>	F1MS	K<1:0>	F0MSł	<<1:0>
bit 7							bit (

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	<b>F7MSK&lt;1:0&gt;:</b> Mask Source for Filter 7 bits 11 = Reserved
	10 = Acceptance Mask 2 registers contain mask
	01 = Acceptance Mask 1 registers contain mask
	00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bits (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bits (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bits (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bits (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bits (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bits (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bits (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15N	/ISK<1:0>	F14MSK<1:0>		F13MS	SK<1:0>	F12MS	K<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11MSK<1:0>		F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	<<1:0>	
bit 7		1					bit	
Legend:		C = Writeable	bit, but only	'0' can be writte	n to clear the b	bit		
R = Readab	le bit	W = Writable bit		U = Unimplen	nented bit, read	l as '0'		
-n = Value a	t POR	'1' = Bit is set	Bit is set '0' = Bit is cleared		ared	x = Bit is unkr	nown	
bit 15-14	11 = Reserv 10 = Accepta 01 = Accepta	<b>0&gt;:</b> Mask Sourc ed ance Mask 2 re ance Mask 1 re ance Mask 0 re	gisters contair gisters contair	n mask n mask				
bit 13-12	F14MSK<1:0	0>: Mask Sourc	e for Filter 14	bits (same valu	ues as bit 15-14	4)		
bit 11-10	F13MSK<1:	0>: Mask Sourc	e for Filter 13	bits (same valu	ues as bit 15-14	4)		
bit 9-8	F12MSK<1:	0>: Mask Sourc	e for Filter 12	bits (same valu	ues as bit 15-14	4)		
bit 7-6				bits (same valu				
bit 5-4	F10MSK<1:	0>: Mask Sourc	e for Filter 10	bits (same valu	ues as bit 15-14	4)		
bit 3-2	F9MSK<1:0	>: Mask Source	for Filter 9 bi	ts (same values	s as bit 15-14)			

bit 1-0 F8MSK<1:0>: Mask Source for Filter 8 bits (same values as bit 15-14)

		STER n (n = $0$				ANDARD IDEN	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							Ł
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SIDO	_	MIDE	_	EID17	EID16
bit 7		1					b
<u>-n = Value a</u> bit 15-5		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	
DIL 15-5	1 = Include b	it SIDx in filter of is don't care in f	comparison	son			
bit 4		ted: Read as '					
	MIDE: Identif	ier Receive Mo	de bit				
bit 3	1 Mataban	ly message typ	es (standard	or extended ad		respond to EXI	DE bit in filt
bit 3	0 = Match eit	her standard or ilter SID) = (Mes	extended ad				
bit 3 bit 2	0 = Match eit (i.e., if (F	her standard or	extended ad ssage SID) or				

## REGISTER 21-21: CIRXMnEID: ECAN<sup>™</sup> ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

1 = Include bit EIDx in filter comparison0 = Bit EIDx is don't care in filter comparison

0 = Bit EIDx is don't care in filter comparison

查询dsPIC33 REGISTER 2	3F164GS6064 1-22: Cirxf		<sup>™</sup> RECEIVE	BUFFER FU	LL REGISTER	R 1	
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0
Legend:					on to clear the h	:4	

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits 1 = Buffer is full (set by module)

0 =Buffer is empty

### REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

查询	REGISTER 2	46 <u>\$606</u> -24: CiRXO	1: ECAN	<sup>™</sup> RECEIVE	BUFFER OV	ERFLOW RE	GISTER 1	
	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	V = Writable bit $U =$ Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

bit 15

RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

### **REGISTER 21-25:** CiRXOVF2: ECAN<sup>™</sup> RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 =No overflow condition

© 2010 Microchip Technology Inc.

bit 8

THER 22 126.4 CATRANTICON ECAN™	Tx/Rx BUFFER m CONTROL REGISTER
REGIOTER 21-20. OTTRIMIGON: ECAN	

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	
bit 15	4		Į		· · · · · · · · · · · · · · · · · · ·		bit
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm <sup>(1)</sup>	TXLARBm <sup>(1)</sup>	RTRENm	TXmPF	RI<1:0>		
bit 7			•				bit
Legend:		C = Writeable	bit, but only 'C	)' can be writte	en to clear the bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-8		n for Bits 7-0, C		n			
bit 7	TXENm: TX/F	RX Buffer Sele	ction bit				
		Bn is a transm					
		Bn is a receive					
bit 6		essage Aborted	bit <sup>(1)</sup>				
	1 = Message						
L : C	•	completed tran		•			
bit 5		Aessage Lost A					
	Ų	lost arbitration did not lose ar	0				
bit 4	-	ror Detected D		-			
bit i		or occurred wh	U		ent		
		or did not occu					
bit 3	TXREQm: Me	essage Send R	equest bit	0			
	1 = Requests sent.	that a messag	e be sent. The	bit automatica	ally clears when	the message i	s successfull
	0 = Clearing t	he bit to '0' wh	ile set request	s a message a	abort.		
bit 2		uto-Remote Tra					
		emote transmit emote transmit					
		>: Message Tra					
bit 1-0		message prior		only bito			
bit 1-0	$  = \Box   O D e S  $	THESSAUE DITUT					
bit 1-0		ermediate mes					
bit 1-0	10 = High inte		sage priority				

**Note 1:** This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

## 查询知。4ICECAN Message Baffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN Special Function Registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

## BUFFER 21-1: ECAN<sup>™</sup> MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5  | SID4  | SID3  | SID2  | SID1  | SID0  | SRR   | IDE   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	<ul><li>1 = Message will request remote transmission</li><li>0 = Normal message</li></ul>
bit 0	IDE: Extended Identifier bit
	<ul> <li>1 = Message will transmit extended identifier</li> <li>0 = Message will transmit standard identifier</li> </ul>

## BUFFER 21-2: ECAN<sup>™</sup> MESSAGE BUFFER WORD 1

Borr El(2) 2.		III E CONCE	BOILER				
U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—		_	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

查记 BUPFER 21	33FJ64GS606	MESSAGE	BUFFER W	ORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
<b></b>							
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			
bit 15-10 bit 9	RTR: Remote	tended Identifie Transmission will request rer essage	Request bit	sion			
bit 8 <b>RB1:</b> Reserved Bit 1 User must set this bit to '0' per CAN protocol. bit 7-5 <b>Unimplemented:</b> Read as '0'							
20	pioinon		-				

 bit 4
 RB0: Reserved Bit 0

 User must set this bit to '0' per CAN protocol.

 bit 3-0
 DLC<3:0>: Data Length Code bits

## BUFFER 21-4: ECAN<sup>™</sup> MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 0			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 **Byte 1<15:8>:** ECAN<sup>™</sup> Message Byte 0

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

# 查询的PFER35164GS606供应确ESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 2			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

### BUFFER 21-6: ECAN<sup>™</sup> MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 4			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 **Byte 5<15:8>:** ECAN<sup>™</sup> Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			В	yte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			В	yte 6			
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

## BUFFER 21-8: ECAN<sup>™</sup> MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	_	—			FILHIT<4:0> <sup>(1</sup>	)			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	_	_	_		—	_		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	it U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$						

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits<sup>(1)</sup>

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

**Note 1:** Only written by module for receive buffers, unused for transmit buffers.

## 查询22.0ICHIGHISREED109BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 dsPIC33FJ64GS406/606/608/610 and families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 44. "High-Speed 10-Bit Analog-to-Digital Converter (ADC)" (DS70321) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices provide high-speed successive approximation Analog-to-Digital conversions to support applications such as AC/DC and DC/DC power converters.

## 22.1 Features Overview

The ADC module incorporates the following features:

- 10-bit resolution
- Unipolar inputs
- Up to two Successive Approximation Registers (SARs)
- Up to 24 external input channels
- Two internal analog inputs
- Dedicated result register for each analog input
- ±1 LSB accuracy at 3.3V
- Single supply operation
- 4 Msps conversion rate at 3.3V (devices with two SARs)
- 2 Msps conversion rate at 3.3V (devices with one SAR)
- Low-power CMOS technology

### 22.2 Module Description

This ADC module is designed for applications that require low latency between the request for conversion and the resultant output data. Typical applications include:

- AC/DC power supplies
- DC/DC converters
- Power Factor Correction (PFC)

This ADC works with the high-speed PWM module in power control applications that require high-frequency control loops. This module can sample and convert two analog inputs in a 0.5 microsecond when two SARs are used. This small conversion delay reduces the "phase lag" between measurement and control system response.

Up to five inputs may be sampled at a time (four inputs from the dedicated sample and hold circuits and one from the shared sample and hold circuit). If multiple inputs request conversion, the ADC will convert them in a sequential manner, starting with the lowest order input.

This ADC design provides each pair of analog inputs (AN1,AN0), (AN3,AN2),..., the ability to specify its own trigger source out of a maximum of sixteen different trigger sources. This capability allows this ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

The user application typically requires synchronization between analog data sampling and PWM output to the application circuit. The very high-speed operation of this ADC module allows "data on demand".

In addition, several hardware features have been added to the peripheral interface to improve real-time performance in a typical DSP-based application.

- Result alignment options
- · Automated sampling
- External conversion start control
- Two internal inputs to monitor 1.2V internal reference and EXTREF input signal

A block diagram of the ADC module is shown in Figure 22-2.

## 2233ds Module Functionality

The high-speed 10-bit ADC is designed to support power conversion applications when used with the High-Speed PWM module. The ADC may have one or two SAR modules, depending on the device variant. If two SARs are present on a device, two conversions can be processed at a time, yielding 4 Msps conversion rate. If only one SAR is present on a device, only one conversion can be processed at a time, yielding 2 Msps conversion rate. The high-speed 10-bit ADC produces two 10-bit conversion results in a 0.5 microsecond.

The ADC module supports up to 24 external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN24 and AN25, are connected to the EXTREF and internal band gap voltages (1.2V), respectively.

The analog reference voltage is defined as the device supply voltage (AVDD/AVSS).


The ADC module uses the following control and STATUS registers:

- ADCON: A/D Control Register
- ADSTAT: A/D Status Register
- ADBASE: A/D Base Register
- ADPCFG: A/D Port Configuration Register
- ADPCFG2: A/D Port Configuration Register 2
- ADCPC0: A/D Convert Pair Control Register 0
- ADCPC1: A/D Convert Pair Control Register 1
- ADCPC2: A/D Convert Pair Control Register 2
- ADCPC3: A/D Convert Pair Control Register 3
- ADCPC4: A/D Convert Pair Control Register 4
- ADCPC5: A/D Convert Pair Control Register 5
- ADCPC6: A/D Convert Pair Control Register 6


The ADCON register controls the operation of the ADC module. The ADSTAT register displays the status of the conversion processes. The ADPCFG registers configure the port pins as analog inputs or as digital I/O. The ADCPCx registers control the triggering of the ADC conversions. See Register 22-1 through Register 22-12 for detailed bit configurations.


Note: A unique feature of the ADC module is its ability to sample inputs in an asynchronous manner. Individual sample and hold circuits can be triggered independently of each other.

# 查询**FigURE 22-1**64GS6(A的体)的这个的 DEVICES WITH ONE SAR










### 查询**FIGURE 22-3**64GS60A政度通过CK DIAGRAM FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES WITH TWO SARS





R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W		
ADON		ADSIDL	SLOWCLK <sup>(1)</sup>	—	GSWTRG		FORM		
bit 15									
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-1	R/W		
EIE <sup>(1)</sup>	ORDER <sup>(1)</sup>	SEQSAMP <sup>(1)</sup>	ASYNCSAMP <sup>(1)</sup>	_		ADCS<2:0>(1)			
bit 7	_								
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimple	emented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unk	nown		
bit 15		Operating Mode							
	1 = A/D conv 0 = A/D conv	verter module is	operating						
bit 14		nted: Read as '	o'						
bit 13	-	op in Idle Mode							
		•	ration when device	e enters Idle	mode				
		•	ion in Idle mode						
bit 12			w Clock Divider bi						
			auxiliary PLL (ACLI nary PLL (F∨co)	K)					
bit 11		nted: Read as '							
bit 10	-	Global Software							
			ser, it will trigger o	onversions if	selected by the	TRGSRC<4:	0> bits i		
	ADCPCx reg	isters. This bit n	nust be cleared by						
	bit is not auto								
bit 9	-	nted: Read as '							
bit 8		Output Format							
			d dddd dd00 0( 0dd dddd dddd						
bit 7		terrupt Enable b		,					
	1 = Interrupt	is generated af	ter first conversion						
		-	ter second convers	sion is compl	eted				
bit 6		nversion Order							
	1 = Odd numbered analog input is converted first, followed by conversion of even numbered input 0 = Even numbered analog input is converted first, followed by conversion of odd numbered input								
bit 5		•	ple Enable bit <sup>(1)</sup>						
	1 = Shared	Sample and H	old (S&H) circuit						
			= 1, then the shar at the same time		•				
			existing conversio						
	dedicate	•	led, then the shar	•		•			
	cycle.	- · ·		<b>•</b>	(1)				
	ASYNCSAMP: Asynchronous Dedicated S&H Sampling Enable bit <sup>(1)</sup>								
bit 4		-				ling on one -	o tha t-:		
bit 4	1 = The ded	-	us Dedicated S&H constantly samplin			ling as soon a	is the tri		

**Note 1:** This control bit can only be changed while the ADC is disabled (ADON = 0).

## 查EGISTER 22-164(ADCON: 本/合CONTROL REGISTER (CONTINUED)

bit 3 Unimplemented: Read as '0'

bit 2-0 ADCS<2:0>: A/D Conversion Clock Divider Select bits<sup>(1)</sup> 111 = FADC/8 110 = FADC/7 101 = FADC/6 100 = FADC/5 011 = FADC/4 (default) 010 = FADC/3 001 = FADC/2 000 = FADC/1

**Note 1:** This control bit can only be changed while the ADC is disabled (ADON = 0).

U-0	U-0	U-0	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	
_	—	—	P12RDY	P11RDY	P10RDY	P9RDY	P8RDY	
bit 15			•			•	bit	
<b>D</b> /O 0 110		<b>D</b> /0 0 110		<b>D/0 0 110</b>				
R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	R/C-0, HS	
P7RDY	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	PORDY	
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable b	it	U = Unimplei	mented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
C = Clearable	e bit	HS = Hardware	e Settable bit					
bit 15-13	-	nted: Read as '0						
bit 6		nversion Data fo						
		en data is ready			s written to this	bit.		
bit 5		nversion Data fo		-				
		en data is ready			s written to this	bit.		
bit 4	P10RDY: Conversion Data for Pair 10 Ready bit							
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.							
bit 3	P9RDY: Conversion Data for Pair 9 Ready bit							
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 2	P8RDY: Con	version Data for	Pair 8 Ready b	oit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 1	P7RDY: Con	version Data for	Pair 7 Ready b	oit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 6	P6RDY: Con	version Data for	Pair 6 Ready b	bit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 5	P5RDY: Con	version Data for	Pair 5 Ready b	bit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 4	P4RDY: Con	version Data for	Pair 4 Ready b	bit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 3	P3RDY: Con	version Data for	Pair 3 Ready b	bit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 2	P2RDY: Con	version Data for	Pair 2 Ready b	bit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 1	P1RDY: Con	version Data for	Pair 1 Ready b	bit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
bit 0	PORDY: Con	version Data for	Pair 0 Ready b	oit				
	Bit is set whe	en data is ready	in buffer, cleare	ed when a '0' is	s written to this	bit.		
Note: No	ot all PxRDY bit							

# 查询REGISTER 12242.560GDSTA商A/D STATUS REGISTER

BEGISTER 22F3 64 CADBASETAR	BASE REGISTER <sup>(1,2)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADBA	SE<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		/	ADBASE<7:	1>			—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	= Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr				nown			

bit 15-1ADBASE<15:1>: This register contains the base address of the user's ADC Interrupt Service Routine<br/>jump table. This register, when read, contains the sum of the ADBASE register contents and the<br/>encoded value of the PxRDY Status bits.<br/>The encoder logic provides the bit number of the highest priority PxRDY bits where P0RDY is the<br/>highest priority, and P6RDY is the lowest priority.

bit 0 Unimplemented: Read as '0'

- **Note 1:** The encoding results are shifted left two bits so bits 1-0 of the result are always zero.
  - **2:** As an alternative to using the ADBASE Register, the ADCP0-ADCP12 ADC Pair Conversion Complete Interrupts can be used to invoke A to D conversion completion routines for individual ADC input pairs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15		·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7		·					bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-0

bit 7-0

PCFG<15:0>: A/D Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, A/D input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage

Note:	Not all PCFGx bits are available on all devices. See Figure 22-1, Figure 22-2, Figure 22-3, and Figure 22-4
	for the available analog inputs (PCFGx = ANx, where $x = 0-15$ ).

### REGISTER 22-5: ADPCFG2: A/D PORT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

PCFG<23:16>: A/D Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, A/D input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage

**Note:** Not all PCFGx bits are available on all devices. See Figure 22-1, Figure 22-2, Figure 22-3, and Figure 22-4 for the available analog inputs (PCFGx = ANx, where x can be 0 through 15).

IRQEN1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PEND1	SWTRG1			TRGSRC1<4:0	>	
pit 15							bi
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN0	PEND0	SWTRG0			TRGSRC0<4:0	>	
oit 7							bi
_egend:							
R = Readable b	bit	W = Writable b	it	U = Unimple	emented bit, read	as '0'	
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
oit 15				ed conversion	of channels AN3	and AN2 is co	ompleted
oit 14	1 = Conversio	ding Conversion on of channels A on is complete		is pending. S	Set when selected	trigger is asso	erted
bit 13	SWTRG1: So 1 = Start conv This bit is aut	oftware Trigger 1 version of AN3 a	ind AN2 (if s		GSRC bits) <sup>(1)</sup> PEND1 bit is set.		
	00000 = No 0 00001 = Indiv 00010 = Glob 00011 = PWI 00100 = PWI 00101 = PWI 00110 = PWI 00111 = PWI 01000 = PWI 01001 = PWI	conversion enab vidual software t pal software trigg M Special Event M Generator 1 p M Generator 2 p M Generator 3 p M Generator 4 p M Generator 5 p M Generator 6 p M Generator 7 p	led rigger selected Trigger sele rimary trigge rimary trigge rimary trigge rimary trigge rimary trigge rimary trigge rimary trigge	ed cted er selected er selected er selected er selected er selected er selected er selected	s AN3 and AN2.		

- 11111 = Timer2 period match
- **Note 1:** The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion will be performed when the conversion resources are available.

bit 7	IRQEN0: Interrupt Request Enable 0 bit
	<ul> <li>1 = Enable IRQ generation when requested conversion of channels AN1 and AN0 is completed</li> <li>0 = IRQ is not generated</li> </ul>
bit 6	PEND0: Pending Conversion Status 0 bit
	<ul> <li>1 = Conversion of channels AN1 and AN0 is pending; set when selected trigger is asserted</li> <li>0 = Conversion is complete</li> </ul>
bit 5	SWTRG0: Software Trigger 0 bit
	1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits) <sup>(1)</sup>
	This bit is automatically cleared by hardware when the PEND0 bit is set.
-:- 1 0	0 = Conversion is not started.
bit 4-0	<b>TRGSRC0&lt;4:0&gt;:</b> Trigger 0 Source Selection bits Selects trigger source for conversion of analog channels AN1 and AN0.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match 01101 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

## 在EGISTER 22月64 ADCP 供应在 CONVERT PAIR CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN3	PEND3	SWTRG3			TRGSRC3<4:	)>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN2	PEND2	SWTRG2			TRGSRC2<4:				
bit 7	-	I	1				bit 0		
Legend:	hit	M - Mritabla	hit	II – Unimple	monted hit rea	d oo 'O'			
R = Readable -n = Value at		W = Writable '1' = Bit is set		0 = 011111pie '0' = Bit is c	emented bit, rea	x = Bit is unkr			
	I OK	1 - Dit 13 361		0 – Dit 13 C	eareu		101011		
bit 15	IRQEN3: Ir	nterrupt Request	Enable 3 bit						
		IRQ generation	when request	ed conversior	of channels AN	7 and AN6 is co	ompleted		
bit 11		not generated	n Statua 2 hit						
bit 14		ending Conversio		Cia panding (		d trigger is see	ortod		
		sion of channels sion is complete	ANT and ANG	s is penaing. a	Set when selecte	ed trigger is asso	enea		
bit 13		Software Trigger	3 bit						
				elected in TR	GSRC bits) <sup>(1)</sup>				
	This bit is a	<ul> <li>1 = Start conversion of AN7 and AN6 (if selected in TRGSRC bits)<sup>(1)</sup></li> <li>This bit is automatically cleared by hardware when the PEND3 bit is set.</li> </ul>							
		sion is not starte		(4)					
bit 12-8		<4:0>: Trigger 3							
	Selects trigger source for conversion of analog channels AN7 and AN6.								
		00000 = No conversion enabled							
		00001 = Individual software trigger selected 00010 = Global software trigger selected							
	00011 = P	WM Special Ever	nt Trigger sele						
		WM Generator 1							
		WM Generator 2 WM Generator 3							
		WM Generator 4							
	01000 = P	WM Generator 5	primary trigge	er selected					
		WM Generator 6							
		WM Generator 7 WM Generator 8							
		mer1 period mate							
	01101 = P	WM secondary s	pecial event tr						
		01110 = PWM Generator 1 secondary trigger selected							
		01111 = PWM Generator 2 secondary trigger selected							
	10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected								
	10010 = P	10010 = PWM Generator 5 secondary trigger selected							
		10011 = PWM Generator 6 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected							
		WM Generator 7							
		WM Generator 9							
		WM Generator 1							
		WM Generator 2							
		WM Generator 3 WM Generator 4							
		WM Generator 5							
	11100 = PV	WM Generator 6	current-limit A	ADC trigger					
		WM Generator 7							
		WM Generator 8		ADC trigger					
	$\perp \perp \perp \perp \perp = 11$	mer2 period mate	GH						

## 查询REGISTER 2247560400C的在 A/D CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)

bit 7	IRQEN2: Interrupt Request Enable 2 bit
	1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is completed
	0 = IRQ is not generated
bit 6	PEND2: Pending Conversion Status 2 bit
	1 = Conversion of channels AN5 and AN4 is pending; set when selected trigger is asserted.
	0 = Conversion is complete
bit 5	SWTRG2: Software Trigger 2 bit
	1 = Start conversion of AN5 and AN4 (if selected by TRGSRC bits) <sup>(1)</sup>
	This bit is automatically cleared by hardware when the PEND2 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC2<4:0>: Trigger 2 Source Selection bits
	Selects trigger source for conversion of analog channels AN5 and AN4.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected
	10010 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

## ACCONVERT PAIR CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN5	PEND5	SWTRG5			TRGSRC5<4:	0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN4	PEND4	SWTRG4			TRGSRC4<4:				
bit 7							bit C		
Legend:	- 1-14		L.'4	11 Listeral		-1 (0)			
R = Readable -n = Value at		W = Writable '1' = Bit is set		0' = 01impi '0' = Bit is c	emented bit, rea	x = Bit is unkr	0000		
-n = value at	PUR			0 = DILISC		X = DIL IS UNKI	IOWI		
bit 15	IRQEN5: Int	errupt Request	Enable 5 bit						
		•	when request	ed conversior	n of channels AN	111 and AN10 is	completed		
<b>L L A A</b>		ot generated							
bit 14		nding Conversio			g; set when sele	cted trigger is as	sorted		
		sion is complete			y, set when sele	cled ingger is as	seneu		
bit 13			5 bit						
		SWTRG5: Software Trigger 5 bit 1 = Start conversion of AN11 and AN10 (if selected in TRGSRC bits) <sup>(1)</sup>							
		This bit is automatically cleared by hardware when the PEND5 bit is set.							
		ion is not starte							
bit 12-8		4:0>: Trigger 5				40			
	Selects trigger source for conversion of analog channels AN11 and AN10. 00000 = No conversion enabled								
				ed					
		00001 = Individual software trigger selected 00010 = Global software trigger selected							
		00011 = PWM Special Event Trigger selected							
		VM Generator 1							
		VM Generator 2 VM Generator 3							
		VM Generator 4							
	01000 = PV	VM Generator 5	primary trigge	er selected					
		VM Generator 6							
		VM Generator 7 VM Generator 8							
		ner1 period mate		el selecteu					
		VM secondary s		igger selecte	d				
	01110 = PV	VM Generator 1	secondary trig	gger selected	l				
	01111 = PWM Generator 2 secondary trigger selected								
	10000 = PWM Generator 3 secondary trigger selected								
	10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected								
		10010 = PWM Generator 5 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected							
		10100 = PWM Generator 7 secondary trigger selected							
		10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected							
		VIM Generator 9 VM Generator 1			1				
		VM Generator 2							
		VM Generator 3							
		VM Generator 4							
		VM Generator 5							
		VM Generator 6	current-limit A	AUC triager					
	=Dw	VM Generator 7							
		VM Generator 7 VM Generator 8	current-limit A	ADC trigger					

## 查询REGISTER 2248 S60 和 CONVERT PAIR CONTROL REGISTER 2 (CONTINUED)

bit 7	IRQEN4: Interrupt Request Enable 4 bit
	1 = Enable IRQ generation when requested conversion of channels AN9 and AN8 is completed
	0 = IRQ is not generated
bit 6	PEND4: Pending Conversion Status 4 bit
	1 = Conversion of channels AN9 and AN8 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG4: Software Trigger4 bit
	1 = Start conversion of AN9 and AN8 (if selected by TRGSRC bits) <sup>(1)</sup>
	This bit is automatically cleared by hardware when the PEND4 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC4<4:0>: Trigger 4 Source Selection bits
	Selects trigger source for conversion of analog channels AN9 and AN8.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected 00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 2 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected
	10001 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger 11110 = PWM Generator 8 current-limit ADC trigger
	11110 = Firmer2 period match

## ACCONVERT PAIR CONTROL REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN7	PEND7	SWTRG7			TRGSRC7<4:	:0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN6	PEND6	SWTRG6			TRGSRC6<4				
bit 7							bit (		
Legend: R = Readable	hit	W = Writable	hit	II – Unimpl	omonted hit rea	vd ac '0'			
-n = Value at		'1' = Bit is set		0 = 01111pr 0' = Bit is c	emented bit, rea leared	x = Bit is unkr	nown		
				0 - 51110 0					
bit 15		errupt Request			f . h l A N				
	1 = Enable If 0 = IRQ is no		when request	ed conversior	1 of channels Ar	N15 and AN14 is	completed		
bit 14		ding Conversio	n Status 7 bit						
					g; set when sele	cted trigger is as	sserted		
		on is complete							
bit 13		oftware Trigger		if a a la ata al im "		)			
		1 = Start conversion of AN15 and AN14 (if selected in TRGSRC bits) <sup>(1)</sup>							
	This bit is automatically cleared by hardware when the PEND7 bit is set. 0 = Conversion is not started								
bit 12-8	TRGSRC7<4	<b>l:0&gt;:</b> Trigger 7	Source Selec	tion bits					
	Selects trigger source for conversion of analog channels AN15 and 14.								
		00000 = No conversion enabled							
		vidual software							
	00010 = Global software trigger selected 00011 = PWM Special Event Trigger selected								
		M Generator 1							
		M Generator 2							
		M Generator 3							
		M Generator 4 M Generator 5							
		M Generator 6							
		M Generator 7							
		01011 = PWM Generator 8 primary trigger selected							
		er1 period mate		aalaatad					
		01101 = Secondary special event trigger selected							
		01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected							
	10000 = PWM Generator 3 secondary trigger selected								
		10001 = PWM Generator 4 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected							
		10011 = PWM Generator 6 secondary trigger selected							
	10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected								
		M Generator 9							
		M Generator 1							
		M Generator 2 M Generator 3							
		M Generator 4							
		M Generator 5							
	11100 = PW	M Generator 6	current-limit A	ADC trigger					
		M Generator 7							
		M Generator 8		ADC trigger					
	$\perp \perp \perp \perp \perp = 1 \text{ Im}$	er2 period mate							

## 查询REGISTER 2249 S60 和 CONVERT PAIR CONTROL REGISTER 3 (CONTINUED)

bit 7	IRQEN6: Interrupt Request Enable 6 bit
	<ul> <li>1 = Enable IRQ generation when requested conversion of channels AN13 and AN12 is completed</li> <li>0 = IRQ is not generated</li> </ul>
bit 6	PEND6: Pending Conversion Status 6 bit
	1 = Conversion of channels AN13 and AN12 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	1 = Start conversion of AN13 and AN12 (if selected by TRGSRC bits) <sup>(1)</sup>
	This bit is automatically cleared by hardware when the PEND6 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC6<4:0>: Trigger 6 Source Selection bits
	Selects trigger source for conversion of analog channels AN13 and AN12.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected 00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01000 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger
	11101 = PWM Generator 8 current-limit ADC trigger
	11110 = Filmer2 period match

### ACCINENTER 32-16:4 ADCOCATATO CONVERT PAIR CONTROL REGISTER 4

-									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN9	PEND9	SWTRG9			TRGSRC9<4:	0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	DAM 0	D /// O	R/W-0	DAM 0	R/W-0		
IRQEN8	PEND8	SWTRG8	R/W-0	R/W-0	TRGSRC8<4:	R/W-0	R/W-U		
bit 7	FEINDO	SWIKGO			1803800<4.	0>	bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, rea	d as '0'			
-n = Value at I		'1' = Bit is set		'0' = Bit is c		x = Bit is unkr	nown		
	-								
bit 15		errupt Request							
		RQ generation v	when requested	ed conversior	of channels AN	119 and AN18 is	completed		
1.1.4.4		ot generated	<b>O</b> ( ) ( ) ( )						
bit 14		nding Conversion		110 is panding	w aat whan asla	otod trigger io or	o ortod		
		ion of channels ion is complete	ANT9 and AN	ro is periolitiç	y, set when sele	cied ingger is as	serieu		
bit 13		Software Trigger	9 hit						
bit 10		nversion of AN19		f selected in <sup>-</sup>	TRGSRC bits) <sup>(1)</sup>	1			
		itomatically clea							
	0 = Convers	ion is not started	t t						
bit 12-8	TRGSRC9<	4:0>: Trigger 9 \$	Source Select	tion bits					
		Selects trigger source for conversion of analog channels AN19 and AN18.							
		conversion ena							
		lividual software		ed					
		bal software trig /M Special Even		octed					
		VM Generator 1							
		M Generator 2							
		/M Generator 3							
		M Generator 4							
		M Generator 5							
		M Generator 6							
		01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 8 primary trigger selected							
		01100 = Timer1 period match							
		/M secondary sp							
		01110 = PWM Generator 1 secondary trigger selected							
		01111 = PWM Generator 2 secondary trigger selected							
		10000 = PWM Generator 3 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected							
		M Generator 5							
		M Generator 6	•						
	10100 = PV	M Generator 7	secondary tri	gger selected					
		/M Generator 8							
		M Generator 9							
		/M Generator 1 /M Generator 2							
		/M Generator 3							
		/M Generator 4							
	11011 = PV	/M Generator 5	current-limit A	ADC trigger					
		/M Generator 6							
		/M Generator 7							
		/M Generator 8 ner2 period mate		NDC ingger					
	<b>—</b> 100		///						

#### 查询REGISTER 2240060 ADCREATE A/D CONVERT PAIR CONTROL REGISTER 4 (CONTINUED)

bit 7	IRQEN8: Interrupt Request Enable 8 bit
	<ul> <li>1 = Enable IRQ generation when requested conversion of channels AN17 and AN16 is completed</li> <li>0 = IRQ is not generated</li> </ul>
bit 6	PEND8: Pending Conversion Status 8 bit
	1 = Conversion of channels AN17 and AN16 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG8: Software Trigger 8 bit
	1 = Start conversion of AN17 and AN16 (if selected by TRGSRC bits) <sup>(1)</sup>
	This bit is automatically cleared by hardware when the PEND8 bit is set.
	0 = Conversion is not started
bit 4-0	TRGSRC8<4:0>: Trigger 8 Source Selection bits
	Selects trigger source for conversion of analog channels AN17 and AN16.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected 00101 = PWM Generator 2 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected 10110 = PWM Generator 9 secondary trigger selected
	10110 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

#### ACCONVERT PAIR CONTROL REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN11	PEND11	SWTRG11			TRGSRC11<4	:0>				
bit 15							bit 8			
DAMO	DAMO	DAMA	DAMO	DAMO	D M A	DANKO	DAMA			
R/W-0 IRQEN10	R/W-0 PEND10	R/W-0 SWTRG10	R/W-0	R/W-0	R/W-0 TRGSRC10<4	R/W-0	R/W-0			
bit 7	PENDIU	SWIRGIU			TRGSRC10<4	:0>	bit (			
							DIL			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpl	emented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkr	nown			
bit 15		terrupt Request								
	1 = Enable If 0 = IRQ is no		when request	ed conversion	n of channels AN	123 and ANZZ IS	completed			
bit 14		nding Conversi	on Status 11 k	nit						
					g; set when sele	cted trigger is as	sserted			
		on is complete			5,	33				
bit 13		Software Trigge								
					in TRGSRC bit	s) <sup>(1)</sup> . This bit is	automatically			
		by hardware wh		11 bit is set.						
h:+ 40.0		on is not started		ation hito						
bit 12-8	TRGSRC11<4:0>: Trigger 11 Source Selection bits									
	Selects trigger source for conversion of analog channels AN23 and AN22. 00000 = No conversion enabled									
		00000 = No conversion enabled 00001 = Individual software trigger selected								
		00010 = Global software trigger selected								
		M Special Ever								
		M Generator 1 M Generator 2								
		M Generator 3								
		M Generator 4								
		M Generator 5								
		M Generator 6 M Generator 7								
		M Generator 8								
	01100 <b>= Tim</b>	er1 period mate	ch							
	01101 = PWM secondary special event trigger selected									
	01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected									
	10000 = PWM Generator 2 secondary trigger selected									
	10001 = PWM Generator 4 secondary trigger selected									
		M Generator 5								
	10011 = PWM Generator 6 secondary trigger selected									
	10100 = PWM Generator 7 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected									
	10101 = PWM Generator 9 secondary trigger selected									
	10111 = PW	M Generator 1	current-limit A	ADC trigger						
		M Generator 2								
		M Generator 3 M Generator 4								
		M Generator 5								
		M Generator 6								
	11101 = PW	M Generator 7								
		M Generator 8 er2 period mate	current-limit A							

### 查询REGISTER 2240360400C PC ADCONVERT PAIR CONTROL REGISTER 5 (CONTINUED)

bit 7	<b>IRQEN10:</b> Interrupt Request Enable 10 bit 1 = Enable IRQ generation when requested conversion of channels AN21 and AN20 is completed 0 = IRQ is not generated
bit 6	<b>PEND10:</b> Pending Conversion Status 10 bit 1 = Conversion of channels AN21 and AN20 is pending; set when selected trigger is asserted
6.4 F	0 = Conversion is complete
bit 5	<ul> <li>SWTRG10: Software Trigger 10 bit</li> <li>1 = Start conversion of AN21 and AN20 (if selected by TRGSRC bits)<sup>(1)</sup>. This bit is automatically cleared by hardware when the PEND10 bit is set.</li> <li>0 = Conversion is not started</li> </ul>
bit 4-0	
DII 4-0	<b>TRGSRC10&lt;4:0&gt;:</b> Trigger 10 Source Selection bits Selects trigger source for conversion of analog channels AN21 and AN20. 00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = PWM secondary special event trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected 10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11000 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—		—		—	_				
oit 15							bit			
R/W-0	DAM 0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN12	R/W-0 2 PEND12	SWTRG12	R/W-0	R/W-U	TRGSRC12<4:0>		R/W-U			
bit 7	PENDI2	SWIRGIZ			IRG3RC12<4.0	>	bit			
							DI			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read a	as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
		(ad Deedlas (	01							
bit 15-8 bit 7	-	ted: Read as '		:4						
		terrupt Reques			of channels AN25	and AN24 is	completed			
	0 = IRQ is no		Mien iequesi	eu conversion	OI CHAINEIS ANZO	anu Anz4 is	completed			
bit 6		nding Conversi	on Status 12	bit						
			AN25 and AN	V24 is pending	; set when selecte	ed trigger is a	sserted			
		on is complete	401.5							
bit 5		Software Trigge					.:(1)			
					REF) if selected b PEND12 bit is set.		DITS			
		on is not started								
bit 4-0	TRGSRC12<4:0>: Trigger 12 Source Selection bits									
	Selects trigger source for conversion of analog channels AN25 and AN24.									
	00000 = No conversion enabled 00001 = Individual software trigger selected									
		bal software trig								
	00011 = PW	M Special Ever	nt Trigger sele	ected						
		M Generator 1 M Generator 2								
		M Generator 3								
	00111 = PW	M Generator 4	primary trigge	er selected						
		M Generator 5								
		M Generator 6 M Generator 7								
		01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 8 primary trigger selected								
	01100 = Timer1 period match									
	01101 = PWM secondary special event trigger selected									
	01110 = PWM Generator 1 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected									
	10000 = PW	M Generator 3	secondary tri	gger selected						
		M Generator 4	•							
		M Generator 5 M Generator 6								
		M Generator 7								
	10101 = PWM Generator 8 secondary trigger selected									
		M Generator 9								
		M Generator 1 M Generator 2								
		M Generator 3								
	11010 = PW	M Generator 4	current-limit /	ADC trigger						
		M Generator 5								
		M Generator 6								
		VI Generator /	curreni-iimi /	ADC fridder						
		M Generator 7 M Generator 8								

#### 查询23.0ICHIGH-SPEED这NALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 45. "High-Speed Analog Comparator" (DS70296) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33F SMPS Comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

#### 23.1 Features Overview

The SMPS comparator module offers the following major features:

- 16 selectable comparator inputs
- Up to four analog comparators
- 10-bit DAC for each analog comparator
- Programmable output polarity


- Interrupt generation capability
- DACOUT pin to provide DAC output
- DAC has three ranges of operation:
  - AVDD/2
  - Internal Reference 1.2V, 1%
  - External Reference < (AVDD 1.6V)
- · ADC sample and convert trigger capability
- Disable capability reduces power consumption
- Functional support for PWM module:
  - PWM duty cycle control
  - PWM period control
  - PWM Fault detect

#### 23.2 Module Description

Figure 23-1 shows a functional block diagram of one analog comparator from the SMPS comparator module. The analog comparator provides high-speed operation with a typical delay of 20 ns. The comparator has a typical offset voltage of  $\pm 5$  mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.





#### 查3.3dsPM6dulie6Applications商

This module provides a means for the SMPS dsPIC DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator and an associated 10-bit DAC that provides a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- Truncate the PWM Signal (current limit)
- Truncate the PWM Period (current minimum)
- Disable the PWM Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: (1) generate an interrupt, (2) have the ADC take a sample and convert it, and (3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

#### 23.4 DAC

The range of the DAC is controlled via an analog multiplexer that selects either AVDD/2, internal 1.2V, 1% reference, or an external reference source, EXTREF. The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (INTREF) will likely be used when monitoring current levels using a current sense resistor. Usually, the measured voltages in such applications are small (<1.25V); therefore the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

DACOUT, shown in Figure 23-1, can only be associated with a single comparator at a given time.

Note: It should be ensured in software that multiple DACOE bits are not set. The output on the DACOUT pin will be indeterminate if multiple comparators enable the DAC output.

#### 23.5 Interaction with I/O Buffers

If the comparator module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

#### 23.6 Digital Logic

The CMPCONx register (see Register 23-1) provides the control logic that configures the comparator module. The digital logic provides a glitch filter for the comparator output to mask transient signals in less than two instruction cycles. In Sleep or Idle mode, the glitch filter is bypassed to enable an asynchronous path from the comparator to the interrupt controller. This asynchronous path can be used to wake-up the processor from Sleep or Idle mode.

The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, if any CMPSIDL bit is set, then the entire group of comparators will be disabled while in Idle mode. This behavior reduces complexity in the design of the clock control logic for this module.

The digital logic also provides a one TCY width pulse generator for triggering the ADC and generating interrupt requests.

The CMPDACx (see Register 23-2) register provides the digital input value to the reference DAC.

If the module is disabled, the DAC and comparator are disabled to reduce power consumption.

#### 23.7 Comparator Input Range

The comparator has a limitation for the input Common Mode Range (CMR) of (AVDD - 1.5V), typical. This means that both inputs should not exceed this range. As long as one of the inputs is within the Common Mode Range, the comparator output will be correct. However, any input exceeding the CMR limitation will cause the comparator input to be saturated.

If both inputs exceed the CMR, the comparator output will be indeterminate.

#### 23.8 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of (AVDD - 1.6) volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

#### 23.9 Comparator Registers

The comparator module is controlled by the following registers:

- CMPCONx: Comparator Control Register
- CMPDACx: Comparator DAC Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-			
CMPON		CMPSIDL	_	_	_		DACC			
bit 15										
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-			
INSE	EL<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANG			
bit 7										
Legend:										
R = Readable	e bit	W = Writable b	it	U = Unimpleme	ented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unki	nown			
bit 15 bit 14	1 = Compa 0 = Compa	omparator Operat irator module is e irator module is d nted: Read as '0	nabled isabled (ree	it duces power cons	umption)					
bit 13	-	Stop in Idle Mode								
bit 12-9				by CMPSIDL bit se	et to '1' disa	bles ALL compa	rators wh			
bit 8		C Output Enable								
bit o	1 = DAC and	alog voltage is ou	tput to DAC	COUT pin <sup>(1)</sup> d to DACOUT pin						
bit 7-6	INSEL<1:0>	INSEL<1:0>: Input Source Select for Comparator bits								
	01 = Select 10 = Select	CMPxA input pin CMPxB input pin CMPxC input pin CMPxD input pin								
bit 5	EXTREF: EI	nable External Re	eference bit	:						
	voltage 0 = Internal	source)		e to DAC (maxim		-	-			
bit 4	Reserved: F	Read as '0'								
bit 3	CMPSTAT: (	Current State of C	comparator	Output Including	CMPPOL Se	election bit				
bit 2	Reserved: F	Read as '0'								
bit 1	CMPPOL: C	Comparator Output	it Polarity C	Control bit						
	1 = Output is 0 = Output is	s inverted s non-inverted								
bit 0	RANGE: Se	lects DAC Output	t Voltage R	ange bit						

# **Note 1:** DACOUT can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DAC output by setting their respective DACOE bit.

<u>r</u> egister	323F2:64(CMP6	ACX: COMPA	ARATOR D	AC CONTRO	L REGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—		_	_	—	CMRE	F<9:8>
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CMR	EF<7:0>			
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bit is s				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-10	Reserved: R	ead as '0'					
bit 9-0			NTREF/1024	0	(AVDD/2)/1024)	volts dependir	ng on RANG

•

A DICODITIC ACCORDANCE

•

000000000 = 0.0 volts

# 查询dsPIC33FJ64GS606供应商

## 24.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation
- Brown-out Reset (BOR)

#### 24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 24-2.

Note that address, 0xF80000, is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The device Configuration register map is shown in Table 24-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	—	_	—	_		BSS<2:0>		BWRP
0xF80002	RESERVED	—	-	—	—	—	—	—	—
0xF80004	FGS	—	-	—	—	—	GSS<1:	0>	GWRP
0xF80006	FOSCSEL	IESO	_	—	-	_	FNOS	SC<2:0>	
0xF80008	FOSC	FCKS	<b>/</b> <1:0>	—	_	_	OSCIOFNC	POSCM	D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	—	WDTPRE		WDTPOST<	3:0>	
0xF8000C	FPOR	—	ALTQIO	ALTSS1	—	_	FPW	RT<2:0>	
0xF8000E	FICD	Reserved <sup>(1)</sup>	Reserved <sup>(1)</sup>	JTAGEN	_	_	—	ICS<	1:0>
0xF80010	FCMP	—		CMPPOL1 <sup>(2)</sup>	HYST1-	<1:0> <sup>(2)</sup>	CMPPOL0 <sup>(2)</sup>	HYST0-	<1:0> <sup>(2)</sup>

**Legend:** — = unimplemented bit, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

2: These bits are reserved on dsPIC33FJXXXGS406 devices and always read as '1'.

#### 查询dsPIC33FJ64GS606供应商 TABLE 24-2: dsPiC33F CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection bit 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size bits X11 = No boot program Flash segment
		Boot space is 256 instruction words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0003FE 010 = High security; boot program Flash segment ends at 0x0003FE
		Boot space is 768 instruction words (except interrupt vectors) 101 = Standard security; boot program Flash segment ends at 0x0007FE
		<ul> <li>001 = High security; boot program Flash segment ends at 0x0007FE</li> <li>Boot space is 1792 instruction words (except interrupt vectors)</li> <li>100 = Standard security; boot program Flash segment ends at 0x000FFE</li> </ul>
		000 = High security; boot program Flash segment ends at 0x000FFE
GSS<1:0>	FGS	General Segment Code-Protect bits 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	<ul> <li>Two-speed Oscillator Start-up Enable bit</li> <li>1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready</li> <li>0 = Start-up device with user-selected oscillator source</li> </ul>
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode

## 查询dsPIC33FJ64GS606供应商

## TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
FWDTEN	FWDT	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN bit in the RCON register will have no effect)</li> <li>0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	FICD	ICD Communication Channel Select Enable bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use.
ALTQIO	FPOR	Enable Alternate QEI1 pin bit 1 = QEA1, QEB1 and INDX1 are selected as inputs to QEI1 0 = AQEA1, AQEB1 and AINDX1 are selected as inputs to QEI1
ALTSS1	FPOR	Enable Alternate $\overline{SS1}$ pin bit 1 = $\overline{ASS1}$ is selected as the I/O pin for SPI1 0 = $\overline{SS1}$ is selected as the I/O pin for SPI1
CMPPOL0	FCMP	Comparator Hysteresis Polarity (for even numbered comparators) 1 = Hysteresis is applied to falling edge 0 = Hysteresis is applied to rising edge
HYST0<1:0>	FCMP	Comparator Hysteresis Select 11 = 45 mV Hysteresis 10 = 30 mV Hysteresis 01 = 15 mV Hysteresis 00 = No Hysteresis

#### 查询dsPIC33FJ64GS606供应商 TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
CMPPOL1	FCMP	Comparator Hysteresis Polarity (for odd numbered comparators) 1 = Hysteresis is applied to falling edge 0 = Hysteresis is applied to rising edge
HYST1<1:0>	FCMP	Comparator Hysteresis Select 11 = 45 mV Hysteresis 10 = 30 mV Hysteresis 01 = 15 mV Hysteresis 00 = No Hysteresis

#### 24.2 On-Chip Voltage Regulator

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families incorporate an on-chip regulator that allows the device to run its core logic from VDD.


The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP/VDDCORE pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 27-13 located in **Section 27.1 "DC Characteristics"**.

Note:	It is important for the low-ESR capacitor to					
	be placed as close as possible to the					
	VCAP/VDDCORE pin.					

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

# FIGURE 24-1:

#### CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1,2)</sup>



# 查询dePIC33EI64CS606供应南eset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

#### 24.4 Watchdog Timer (WDT)

For dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

#### 24.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32.767 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32.767 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved. The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

#### 24.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the WDT will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

#### 24.4.3 ENABLING WDT


The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

#### 查询dsPIC33FJ64GS606供应商 FIGURE 24-2: WDT BLOCK DIAGRAM



#### 24.5 JTAG Interface

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

#### 24.6 In-Circuit Serial Programming

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

#### 24.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{MCLR}$ , VDD, VSS, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

#### 查询dsPIC33FJ64GS606供应商

#### 24.8 Code Protection and CodeGuard™ Security

The dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices offer the intermediate implementation of CodeGuard<sup>™</sup> Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard<sup>™</sup> Security can be used to securely update Flash even when multiple IPs reside on a single chip.

The code protection features are controlled by the Configuration registers: FBS and FGS.

Secure segment and RAM protection is not implemented in dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices.

**Note:** Refer to the *"CodeGuard Security Reference Manual"* (DS70180) for further information on usage, configuration and operation of CodeGuard Security.

#### TABLE 24-3: CODE FLASH SECURITY SEGMENT SIZES FOR 64K BYTE DEVICES

BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K		
VS = 256 IW 00000h 0001FEh 000200h	VS = 256 IW         000000h           0001FEh         000200h           000200h         0007FEh           000800h         000800h	VS = 256 IW         000000h 0001FEh           BS = 3840 IW         000200h           001FFEh         002000h	VS = 256 IW         000000h           BS = 7936 IW         000200h           003FFEh         003FFEh		
GS = 21760 IW 00ABFEh	GS = 20992 IW 00ABFEh	GS = 17920 IW 00ABFEh	GS = 13824 IW 00ABFEh		

#### TABLE 24-4: CODE FLASH SECURITY SEGMENT SIZES FOR 32K BYTE DEVICES

BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K	
VS = 256 IW 00000h 0001FEh 000200h	VS = 256 IW         000000h 0001FEh 000200h 0007FEh 000800h	VS = 256 IW         000000h 0001FEh 000200h           BS = 3840 IW         001FFEh	VS = 256 IW         000000h           BS = 7936 IW         000200h	
GS = 11008 IW 0057FEh	GS = 10240 IW 0057FEh	GS = 7168 IW 0057FEh	003FFEh 004000h 0057FEh	
00ABFEh	00ABFEh	00ABFEh	00ABFEh	

查询dsPIC33FJ64GS606供应商 NOTES:

# 查询dsPIC33FJ64GS606供应商

#### 25.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site for the (www.microchip.com) latest "dsPIC33F/PIC24H Family Reference Manual" sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 25-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could be either the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write-back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register, 'Wn', or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

#### 查询dsPIC33FJ64GS606供应商 Most instructions are a single word.

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator Write-Back Destination Address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal $\in$ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal $\in$ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)

#### TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

#### 查询dsPIC33FJ64GS606供应商 TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn         Multiplicand and Multiplier Working register pair for DSP instructions ∈           {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}	
Wn	One of 16 Working registers $\in$ {W0W15}
Wnd	One of 16 Destination Working registers $\in$ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

# 查到de 25-2.3F JASTROCHON SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-Bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
-	ASK	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
				Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Ws,Wd				
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
-		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT,Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU,Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT,Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
•	1011	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	DCW			Write C bit to Ws <wb></wb>		1	
υ	BSW	BSW.C	Ws,Wb		1		None
0		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call Subroutine	2	2	None
		CALL	Wn	Call Indirect Subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
	0210	CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	With 20 = 0x0000 Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT	ACC, WA, WAU, WY, WYU, AWB	Clear Watchdog Timer	1	1	WDTO,Sleep
			~	$f = \overline{f}$			
17	COM	COM	f		1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm , Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)		1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to Address	2	2	None
		GOTO	Wn	Go to Indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator     1     1		1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-Bit Literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-Bit Literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and Store Accumulator	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Acc,Wx,Wxd,Wy,Wyd		Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Acc,Wx,Wxd,Wy,Wyd		-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC			1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
50	 	RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
50	DRODE	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software Device Reset	1	1	None
60 61	RETFIE	RETFIE	#li+10 W2	Return from interrupt Return with Literal in Wn	1	3 (2) 3 (2)	None None
62	RETLW	RETLW	#lit10,Wn	Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	3 (2) 1	C,N,Z
50		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
04		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAE SA,SB,SAE
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Асс	Subtract Accumulators	1	1	OA,OB,OAE SA,SB,SAE
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,
		SUB	#lit10,Wn	Wn = Wn - Iit10	1	1	C,DC,N,OV,
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	f,WREG	$WREG = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – ( $\overline{C}$ )	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	~	SWAP	Wn	Wn = Byte Swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
30	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
31	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C,Z,N

#### 查询26.0IC 的EVELORMENTS UPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

#### 26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third-party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### **262**ds MPLABCCComplete Stor Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

#### 26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

### 查询26.7ICMPLABSIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### **2631 PICKIF 20Developments** Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline PIC16F5xx), (PIC10F, PIC12F5xx, midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

#### 26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 查询dspic33F164CS606供应育ARACTERISTICS

This section provides an overview of dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/608/610 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss <sup>(4)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss, when Vdd $\geq 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when $VDD < 3.0V^{(4)}$	0.3V to (VDD + 0.3V)
Voltage on VCAP/VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into VDD pin <sup>(2)</sup>	
Maximum output current sunk by any I/O pin <sup>(3)</sup>	4 mA
Maximum output current sourced by any I/O pin <sup>(3)</sup>	4 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports <sup>(2)</sup>	
Maximum output current sunk by non-remappable PWM pins	
Maximum output current sourced by non-remappable PWM pins	16 mA

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 27-2).
- 3: Exceptions are PWMxL, and PWMxH, which are able to sink/source 16 mA, and digital pins, which are able to sink/source 8 mA.
- 4: See the "Pin Diagrams" section for 5V tolerant pins.

#### 查询dsPIC33FJ64GS606供应商 27.1 DC Characteristics

#### TABLE 27-1: OPERATING MIPS VS. VOLTAGE

	Voo Banga	Tomp Bongo	Max MIPS	
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610	
	3.0-3.6V	-40°C to +85°C	40	
	3.0-3.6V	-40°C to +125°C	40	

#### TABLE 27-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD		PINT + PI/C	)	w
I/O Pin Power Dissipation: I/O = $\Sigma$ ({VDD - VOH} x IOH) + $\Sigma$ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	IA	W

#### TABLE 27-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm)	θJA	28		°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	θја	39		°C/W	1
Package Thermal Resistance, 80-Pin TQFP (12x12x1 mm)	θJA	53.1		°C/W	1
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (14x14x1 mm)	θJA	43	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

#### 查询dspic33F164GS606供应意 TABLE 27-4 DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
Operati	ng Voltag	e						
	Supply V	/oltage						
DC10	Vdd		3.0	—	3.6	V	Industrial and extended	
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.8	—	_	V		
DC16	VPOR	VDD Start Voltage <sup>(4)</sup> to Ensure Internal Power-on Reset Signal	—	—	Vss	V		
DC17	SVDD	<b>VDD Rise Rate<sup>(3)</sup></b> to Ensure Internal Power-on Reset Signal	0.03	—	—	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core Internal Regulator Voltage	2.25		2.75	V	Voltage is dependent on load, temperature and VDD	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

# 查询dePIC33F164CS606供中南ISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTICS	3	(unless ot	Operating Con herwise state temperature	d)	-85°C for Industrial				
			operating	-125°C for Extended						
Parameter No.	Typical <sup>(1)</sup>	Max	Units		Conditions					
Operating C	Current (IDD)	(2)								
DC20d	21	30	mA	-40°C						
DC20a	21	30	mA	+25°C	0.01/	10 MIPS				
DC20b	21	30	mA	+85°C	3.3V	See Note 2				
DC20c	22	30	mA	+125°C						
DC21d	28	40	mA	-40°C						
DC21a	28	40	mA	+25°C	0.01/	16 MIPS				
DC21b	28	40	mA	+85°C	3.3V	See Note 2 and Note 3				
DC21c	29	40	mA	+125°C						
DC22d	35	45	mA	-40°C						
DC22a	35	45	mA	+25°C	0.01/	20 MIPS				
DC22b	35	45	mA	+85°C	3.3V	See Note 2 and Note 3				
DC22c	36	45	mA	+125°C						
DC23d	49	60	mA	-40°C						
DC23a	49	60	mA	+25°C	0.01/	30 MIPS				
DC23b	49	60	mA	+85°C	3.3V	See Note 2 and Note 3				
DC23c	50	60	mA	+125°C						
DC24d	66	75	mA	-40°C						
DC24a	66	75	mA	+25°C	0.01/	40 MIPS				
DC24b	66	75	mA	+85°C	3.3V	See Note 2				
DC24c	67	75	mA	+125°C						
DC25d	153	170	mA	-40°C		40 MIPS				
DC25a	154	170	mA	+25°C	0.01/	See Note 2, except PWM is				
DC25b	155	170	mA	+85°C	3.3V	operating at maximum speed				
DC25c	156	170	mA	+125°C		(PTCON2 = 0x0000)				
DC26d	122	135	mA	-40°C		40 MIPS				
DC26a	123	135	mA	+25°C	2 21/	See <b>Note 2</b> , except PWM is				
DC26b	124	135	mA	+85°C	3.3V	operating at 1/2 speed				
DC26c	125	135	mA	+125°C		(PTCON2 = 0x0001)				
DC27d	107	120	mA	-40°C		40 MIPS				
DC27a	108	120	mA	+25°C	2.21/	See <b>Note 2</b> , except PWM is				
DC27b	109	120	mA	+85°C	3.3V	operating at 1/4 speed				
DC27c	110	120	mA	+125°C		(PTCON2 = 0x0002)				
DC28d	88	100	mA	-40°C		40 MIPS				
DC28a	89	100	mA	+25°C	0.01/	See <b>Note 2</b> , except PWM is				
DC28b	89	100	mA	+85°C	3.3V	operating at 1/8 speed				
DC28c	89	100	mA	+125°C		(PTCON2 = 0x0003)				

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: These parameters are characterized but not tested in manufacturing.

<sup>2:</sup> The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating (PMD bits are all set).

#### 查询dsPIC33FJ64GS606供应商 TABLE 27-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical <sup>(1)</sup>	Мах	Units		Conditions			
Idle Current (II	DLE): Core Of	f Clock On E	ase Current <sup>(</sup>	2)				
DC40d	8	15	mA	-40°C				
DC40a	9	15	mA	+25°C	3.3∨	10 MIPS		
DC40b	9	15	mA	+85°C	3.3V	10 MIPS		
DC40c	10	15	mA	+125°C	-			
DC41d	11	20	mA	-40°C				
DC41a	11	20	mA	+25°C	3.3∨	16 MIPS <sup>(3)</sup>		
DC41b	11	20	mA	+85°C	3.3V	10 10119307		
DC41c	12	20	mA	+125°C	-			
DC42d	14	25	mA	-40°C		20 MIPS <sup>(3)</sup>		
DC42a	14	25	mA	+25°C	2.21/			
DC42b	14	25	mA	+85°C	3.3V	20 MIPS**		
DC42c	15	25	mA	+125°C	-			
DC43d	20	30	mA	-40°C				
DC43a	20	30	mA	+25°C	2.21/	30 MIPS <sup>(3)</sup>		
DC43b	21	30	mA	+85°C	3.3V	30 MIPS**		
DC43c	22	30	mA	+125°C	]			
DC44d	29	40	mA	-40°C				
DC44a	29	40	mA	+25°C	2.21/			
DC44b	30	40	mA	+85°C	3.3V	40 MIPS		
DC44c	31	40	mA	+125°C	]			

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

3: These parameters are characterized but not tested in manufacturing.

© 2010 Microchip Technology Inc.

# 查询dsPIC33FJ64GS606供应商

#### TABLE 27-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	TERISTICS		(unless oth	$\begin{array}{ll} \mbox{hdard Operating Conditions: 3.0V to 3.6V} \\ \mbox{less otherwise stated)} \\ \mbox{erating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions								
Power-Down Current (IPD) <sup>(2,4)</sup>												
DC60d	50	200	μΑ	-40°C								
DC60a	50	200	μΑ	+25°C	2.21/	Dees Device Device Current						
DC60b	200	500	μΑ	+85°C	- 3.3V	Base Power-Down Current						
DC60c	600	1000	μΑ	+125°C								
DC61d	8	13	μΑ	-40°C								
DC61a	10	15	μΑ	+25°C	2.21/	Match do a Timor Current, Alure (3)						
DC61b	12	20	μΑ	+85°C	- 3.3V	Watchdog Timer Current: ∆IwDT <sup>(3)</sup>						
DC61c	13	25	μΑ	+125°C								

**Note 1:** Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

**3:** The ∆ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

#### TABLE 27-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Parameter No.	Doze Ratio	Units		Conditions				
DC73a	105	120	1:2	mA				
DC73f	82	100	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	82	100	1:128	mA				
DC70a	105	120	1:2	mA				
DC70f	80	100	1:64	mA	+25°C	+25°C	3.3V	40 MIPS
DC70g	79	100	1:128	mA				
DC71a	105	120	1:2	mA				
DC71f	77	100	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	77	100	1:128	mA				
DC72a	105	120	1:2	mA				
DC72f	76	100	1:64	mA	+125°C	3.3V	40 MIPS	
DC72g	76	100	1:128	mA				

**Note 1:** Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Symbol Characteristic		Тур <sup>(1)</sup>	Max	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O Pins	Vss	—	0.2 Vdd	V			
DI15		MCLR	Vss	—	0.2 Vdd	V			
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 Vdd	V			
DI18		I/O Pins with SDAx, SCLx, U2RX, U2TX	Vss	—	0.3 Vdd	V	SMBus disabled		
DI19		I/O Pins with SDAx, SCLx, U2RX, U2TX	Vss	—	0.2 Vdd	V	SMBus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant <sup>(4)</sup>	0.7 Vdd	_	Vdd	V			
DI21		I/O Pins 5V Tolerant <sup>(4)</sup>	0.7 Vdd	—	5.5	V			
	ICNPU	CNx Pull-up Current							
DI30			—	250		μA	VDD = 3.3V, VPIN = VSS		
	lı∟	Input Leakage Current <sup>(2,3,4)</sup>							
DI50		I/O Pins with:							
		4 mA Source/Sink Capability	—	_	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD},$		
							Pin at high-impedance		
		8 mA Source/Sink Capability	—		±4	μA	$VSS \leq VPIN \leq VDD$ ,		
		16 mA Source/Sink Capability			±8		Pin at high-impedance $Vss \le VPIN \le VDD$ ,		
		To THA Source/Sink Capability			±Ο	μA	Pin at high-impedance		
DI55		MCLR			±2	μA	$VSS \leq VPIN \leq VDD$		
DI56		OSC1			±2	μΑ	$VSS \leq VPIN \leq VDD$ $VSS \leq VPIN \leq VDD$ ,		
0150		0301			ΞZ	μΛ	XT and HS modes		
DI57	Isink	Sink Current							
2101		Pins:							
		RA9, RA10, RD3-RD7, RD13,		_	16	mA			
		RE0-RE7, RG12, RG13							
		Pins:							
		RC15	—	—	8	mA			
		Pins: RA0-RA7, RA14, RA15, RB0-	_	_	4	mA			
		RB15, RC1-RC4, RC12-RC14, RD0-RD2, RD8-RD12, RD14, RD15, RE8, RE9, RF0-RF8, RF12, RF13, RG0-RG3, RG6-							
		RG9, RG14, RG15							
		Pins:							
		MCLR	—	—	2	mA			

#### 查询ABLE 27 964 06 04 体系在TERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the list of 5V tolerant I/O pins.

### 查询dsPIC33FJ64GS606供应商

#### TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	RACTER	Standard ( (unless of Operating	herwise	e stated ature -	l) 40°C ≤ <sup>-</sup>	<b>3.0V to 3.6V</b> TA $\leq$ +85°C for Industrial TA $\leq$ +125°C for Extended	
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO10	Vol	Output Low Voltage I/O Ports: 4 mA Source/Sink Capability 8 mA Source/Sink Capability	_	_	0.4 0.4	VV	IOL = 4 mA, VDD = 3.3V IOL = 8 mA, VDD = 3.3V
		16 mA Source/Sink Capability	_	_	0.4	V	IOL = 16 mA, VDD = 3.3V
DO16		OSC2/CLKO	_	—	0.4	V	IOL = 2  mA,  VDD = 3.3 V
DO20	Vон	Output High Voltage I/O Ports: 4 mA Source/Sink Capability 8 mA Source/Sink Capability 16 mA Source/Sink Capability	2.40 2.40 2.40	 	 	V V V	IOH = -4 mA, VDD = 3.3V IOH = -8 mA, VDD = 3.3V IOH = -16 mA, VDD = 3.3V
DO26		OSC2/CLKO	2.41	_	_	V	IOH = -1.3 mA, VDD = 3.3V
DO27	ISOURCE	Source Current Pins: RA9, RA10, RD3-RD7, RD13, RE0-RE7, RG12, RG13	_	_	16	mA	
		Pins: RC15	_	_	8	mA	
		Pins: RA0-RA7, RA14, RA15, RB0- RB15, RC1-RC4, RC12-RC14, RD0-RD2, RD8-RD12, RD14, RD15, RE8, RE9, RF0-RF8, RF12, RF13, RG0-RG3, RG6- RG9, RG14, RG15 Pins:	_		4	mA	
		MCLR	—		2	mA	

#### TABLE 27-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		(unless otherw	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic		Min <sup>(1)</sup>	Тур	Мах	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low BOR Event is Tied to VDD Core Voltage Decrease		2.6		2.95	V	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

## 查询dsPIC33FJ64GS606供应商 TABLE 27-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	(unless	s otherw	vise state					
			Operati	ng temp	erature	-40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +125°C for Extended				
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions			
		Program Flash Memory								
D130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C			
D131	Vpr	VDD for Read	VMIN	_	3.6	V	Vмın = Minimum operating voltage			
D132B	Vpew	VDD for Self-Timed Write	VMIN	_	3.6	V	Vмın = Minimum operating voltage			
D134	Tretd	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated, -40°C to +125°C			
D135	IDDP	Supply Current during Programming	-	10	—	mA				
D136a	Trw	Row Write Time	1.43	—	1.58	ms	Trw = 11064 FRC cycles, Ta = +85°C, See <b>Note 2</b>			
D136b	Trw	Row Write Time	1.39	—	1.63	ms	Trw = 11064 FRC cycles, Ta = +125°C, See <b>Note 2</b>			
D137a	Тре	Page Erase Time	21.8	—	24.1	ms	TPE = 168517 FRC cycles, TA = +85°C, See <b>Note 2</b>			
D137b	Тре	Page Erase Time	21.1	—	24.8	ms	TPE = 168517 FRC cycles, TA = +125°C, See <b>Note 2</b>			
D138a	Tww	Word Write Cycle Time	45.8	—	50.7	μs	Tww = 355 FRC cycles, TA = +85°C, See <b>Note 2</b>			
D138b	Tww	Word Write Cycle Time	44.5	—	52.3	μs	Tww = 355 FRC cycles, Ta = +125°C, See <b>Note 2</b>			

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b '011111 (for Min), TUN<5:0> = b '100000 (for Max). This parameter depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

## TABLE 27-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating	g Conditio	$\begin{array}{ll} \textbf{ns:} & -40^\circ C \leq T A \leq +85^\circ C \text{ for In} \\ -40^\circ C \leq T A \leq +125^\circ C \text{ for E} \end{array}$					
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
	CEFC	External Filter Capacitor Value	22	_	_	μF	Capacitor must be low series resistance (< 0.5 Ohms)


## 27.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 AC characteristics and timing parameters.

## TABLE 27-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$


## FIGURE 27-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## TABLE 27-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In I <sup>2</sup> C™ mode

## 查询dsPIC33FJ64GS606供应商 FIGURE 27-2: EXTERNAL CLOCK TIMING



## TABLE 27-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symb	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions			
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 40	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	12.5	—	DC	ns				
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	25		DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC			
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	5.2	—	ns				
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	5.2	—	ns				

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

## TABLE 27-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	STICS	stated)	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for Industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for Extended} \end{array}$							
Param No.	Symbol	Characteris	stic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8	_	8	MHz	ECPLL, XTPLL modes			
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	—	200	MHz				
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS				
OS53	DCLK	CLKO Stability (Jitter	-3	0.5	3	%	Measured over 100 ms period				

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

## TABLE 27-18: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHA	RACTERI	STICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq T_A \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq T_A \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No. Symbol Characteristic			stic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions			
OS56	Fhpout	0n-Chip 16x PLL CC Frequency	0	112	118	120	MHz				
OS57	FHPIN	On-Chip 16x PLL Phase Detector Input Frequency		7.0	7.37	7.5	MHz				
OS58	Tsu	J Frequency Generator Lock Time			—	10	μs				

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

## TABLE 27-19: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic	Min	Тур	Max	Units Conditions						
	Internal FRC Accuracy @	FRC Fr	equency	= 7.37 N	1Hz <sup>(1,2)</sup>						
F20a	FRC	-1	—	+1	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$					
F20b	FRC	-2	$+2 \qquad \% \qquad -40^{\circ}C \le TA \le +125^{\circ}C \qquad VDD = 3.0-3.6V$								

**Note 1:** Frequency calibrated at +25°C and 3.3V. The TUN<5:0> bits can be used to compensate for temperature drift.

2: FRC is set to initial frequency of 7.37 MHz (±2%) at +25°C.


## dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

## 查询dsPIC33FJ64GS606供应商

IADLE	E 27-20: INTERNAL RC ACCURACT										
АС СН	AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise st Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	<sup>n</sup> Characteristic Min Typ Max Units Conditions										
	LPRC @ 32.768 kHz <sup>(1)</sup>										
F21a	LPRC	-40	—	+40	%	$-40^{\circ}C \le TA \le +85^{\circ}C$					
F21b	LPRC	-70	-70 — +70 % $-40^{\circ}C \le TA \le +125^{\circ}C$								

**Note 1:** Change of LPRC frequency as VDD changes.

## FIGURE 27-3: I/O TIMING CHARACTERISTICS




## TABLE 27-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless other	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No. Symbol Characte			ristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
DO31	TIOR	Port Output Rise Tim	ne	_	10	25	ns	Refer to Figure 27-1 for test conditions			
DO32	TIOF	Port Output Fall Time	e	_	10	25	ns	Refer to Figure 27-1 for test conditions			
DI35	TINP	INTx Pin High or Lov	20	—	_	ns					
DI40	I40 TRBP CNx High or Low Time (input)			2	—	_	TCY				

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

© 2010 Microchip Technology Inc.






## TABLE 27-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions				
SY10	TMCL	MCLR Pulse Width (low)	2	—	—	μS	-40°C to +85°C				
SY11	Tpwrt	Power-up Timer Period		2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable				
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS					
SY20	Twdt1	Watchdog Timer Time-out Period	—	—	—	ms	See <b>Section 24.4 "Watch- dog Timer (WDT)"</b> and LPRC parameter F21a (Table 27-20).				
SY30	Tost	Oscillator Start-up Time	—	1024 Tosc			Tosc = OSC1 period				

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.



AC CHA	RACTERIST	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchron no presc		0.5 Tcy + 20	_	_	ns	Must also meet parameter TA15		
			Synchron with pres		10	_	—	ns			
			Asynchro	onous	10	—	—	ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler		Synchronous, no prescaler		0.5 TCY + 20	_	—	ns	Must also meet parameter TA15
			Synchron with pres		10	—	—	ns			
			Asynchro	onous	10			ns			
TA15	ΤτχΡ	TxCK Input Period	Synchron no presc	•	Tcy + 40	_	—	ns			
			Synchronous, with prescaler		Greater of: 20 ns or (Tcy + 40)/N	—	_	_	N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	—	_	ns			
OS60	Ft1	T1CK Oscillator Inp Range (oscillator er bit, TCS (T1CON<1	nabled by		DC	—	50	kHz			
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 TCY	_			

## TABLE 27-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

**Note 1:** Timer1 is a Type A.

## 查询dsPIC33FJ64GS606供应商 TABLE 27-24: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTERIST	TICS		(unles	ard Operating s otherwise s ting temperatu	<b>tated)</b> re -40°	°C ≤ TA ≤ ·	+85°C fo	r Industrial or Extended
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions
TB10	ТтхН	TxCK High Time	Synchro no prese		0.5 Tcy + 20			ns	Must also meet parameter TB15
			Synchro with pre		10			ns	
TB11	ΤτxL	TxCK Low Time	Synchro no prese		0.5 TCY + 20			ns	Must also meet parameter TB15
			Synchro with pre		10	—	—	ns	
TB15	ΤτχΡ	TxCK Input Period	Synchro no prese		TCY + 40	_		ns	N = prescale value
			Synchro with pre		Greater of: 20 ns or (TCY + 40)/N				(1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from Extern Edge to Timer Incr		Clock	0.5 TCY		1.5 TCY		

## TABLE 27-25: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS (unle				(unles	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TC10	ТтхН	TxCK High Time	Synchro	nous	0.5 TCY + 20			ns	Must also meet parameter TC15	
TC11	ΤτxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20	_		ns	Must also meet parameter TC15	
TC15	ΤτχΡ	TxCK Input Period	Synchro no preso		TCY + 40	-		ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (TcY + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 Тсү	_		

© 2010 Microchip Technology Inc.

## dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610


## 查询dsPIC33FJ64GS606供应商 FIGURE 27-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS

## TABLE 27-26: INPUT CAPTURE TIMING REQUIREMENTS

AC CHA	CHARACTERISTICS Standard Operating Co (unless otherwise state Operating temperature			se stated) ature -40°C ≤ T4	,				
Param No.	Symbol	Characte	teristic <sup>(1)</sup> Min Max Units Condi						
IC10	TccL	ICx Input Low Time	No prescaler	0.5 TCY + 20		ns			
			With prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No prescaler	0.5 Tcy + 20	_	ns			
			With prescaler	10	_	ns			
IC15	TccP	ICx Input Period	(TCY + 40)/N — ns N = prescale value (1, 4, 16						

**Note 1:** These parameters are characterized but not tested in manufacturing.

## FIGURE 27-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




## TABLE 27-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for Industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions						
OC10	TccF	OCx Output Fall Time	—	_	_	ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031						

**Note 1:** These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ64GS606供应商 FIGURE 27-8: OC/PWM MODULE TIMING CHARACTERISTICS




## TABLE 27-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS


AC CHAP	RACTERIS	rics	Operating temperature $-40^{\circ}C \le TA \le$				to 3.6V 5°C for Industrial 25°C for Extended	
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	_		50	ns		
OC20	TFLT	Fault Input Pulse Width	50	_	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

## 查询dsPIC33FJ64GS606供应商 FIGURE 27-9: HIGH-SPEED PWM MODULE FAULT TIMING CHARACTERISTICS



## FIGURE 27-10: HIGH-SPEED PWM MODULE TIMING CHARACTERISTICS




## TABLE 27-29: HIGH-SPEED PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
MP10	TFPWM	PWM Output Fall Time	—	2.5	_	ns		
MP11	TRPWM	PWM Output Rise Time	—	2.5	_	ns		
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—	_	15	ns	DTC<10> = 10	
MP30	Tfh	Minimum PWM Fault Pulse Width	8	_	_	ns		
MP31	TPDLY	Tap Delay	1.04	_	_	ns	ACLK = 120 MHz	
MP32	ACLK	PWM Input Clock	—	_	120	MHz	See Note 2	

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: This parameter is a maximum allowed input clock for the PWM module.

## 查询dsPIC33FJ64GS606供应商 FIGURE 27-11: SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS



## TABLE 27-30: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS


АС СНА	CHARACTERISTICS			$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2			ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns			

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

## 查询dsPIC33FJ64GS606供应商 FIGURE 27-12: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS



## TABLE 27-31: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS


AC CHA	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	stic <sup>(1)</sup> Min Typ <sup>(2)</sup> Max Units						
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	—		ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and <b>Note 4</b>		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and <b>Note 4</b>		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and <b>Note 4</b>		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns			

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

## 查询dsPIC33FJ64GS606供应商 FIGURE 27-13: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS




## TABLE 27-32: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Мах	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30			ns		
SP71	TscH	SCKx Input High Time	30			ns		
SP72	TscF	SCKx Input Fall Time	_	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	_	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter D032 and <b>Note 3</b>	
SP31	TdoR	SDOx Data Output Rise Time	—		_	ns	See parameter D031 and <b>Note 3</b>	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	_	—	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 3	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY +40	—		ns		

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

**3:** Assumes 50 pF load on all SPIx pins.



## 查询dsPIC33FJ64GS606供应商 FIGURE 27-14: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

## 查询dsPIC33FJ64GS606供应商 TABLE 27-33: SPix MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_	_	ns		
SP71	TscH	SCKx Input High Time	30	_	_	ns		
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	_			ns	See parameter D032 and <b>Note 3</b>	
SP31	TdoR	SDOx Data Output Rise Time	_			ns	See parameter D031 and <b>Note 3</b>	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_		ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	120	_	_	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx	1.5 TCY + 40	—	—	ns		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns		

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.


**3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

## dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

## SDAx Start Condition Note: Refer to Figure 27-1 for load conditions.

## FIGURE 27-16: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



## TABLE 27-34: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	e stated) ature -40	)°C ≤ TA ≤	<b>IV to 3.6V</b> +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic		Min <sup>(1)</sup>	Max	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μS	
			400 kHz mode	Tcy/2 (BRG + 1)		μS	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)		μS	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	
			400 kHz mode	Tcy/2 (BRG + 1)		μS	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)		μS	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode <sup>(2)</sup>	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode <sup>(2)</sup>	_	300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode <sup>(2)</sup>	40	—	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μS	
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode <sup>(2)</sup>	0.2	_	μS	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	Repeated Start
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	_	μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	After this period the
		Hold Time	400 kHz mode	TCY/2 (BRG + 1)	_	μS	first clock pulse is
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	—	μS	generated
IM33	TSU:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)	—	μS	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μS	
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	—	ns	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	ns	
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	—	ns	
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	
		From Clock	400 kHz mode	—	1000	ns	
			1 MHz mode <sup>(2)</sup>	—	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be
			400 kHz mode	1.3	—	μS	free before a new
			1 MHz mode <sup>(2)</sup>	0.5		μS	transmission can start
IM50	Св	Bus Capacitive L	oading	—	400	pF	
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	See Note 3


Note 1: BRG is the value of the I<sup>2</sup>C<sup>™</sup> Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)" (DS70195) in the "dsPIC33F/PIC24F Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.

# 查询dsPIC33FJ64GS606供应商 FIGURE 27-17: I2CX BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





## 查询dsPIC33FJ64GS606供应商 TABLE 27-35: 12Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА		STICS		Standard Ope (unless other Operating terr	rwise sta	<b>ated)</b> ∋ -40°C	<b>bns: 3.0V to 3.6V</b> $C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +125^{\circ}C$ for Extended
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode <sup>(1)</sup>	0.5		μs	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode <sup>(1)</sup>	0.5		μs	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	<u> </u>	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	<u> </u>	300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode <sup>(1)</sup>	100		ns	
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode <sup>(1)</sup>	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	—	μs	Start condition
			1 MHz mode <sup>(1)</sup>	0.25	—	μs	
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	0.25	—	μs	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	
		Setup Time	400 kHz mode	0.6	—	μS	
			1 MHz mode <sup>(1)</sup>	0.6		μS	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
		Hold Time	400 kHz mode	600	—	ns	
			1 MHz mode <sup>(1)</sup>	250		ns	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode <sup>(1)</sup>	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmission can start
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	5011 51011
IS50	Св	Bus Capacitive Lo	ading	—	400	pF	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

## TABLE 27-36: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS

AC CHA		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V and 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
Device Supply											
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V					
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V					
		·	Analog I	nput		•					
AD10	VINH-VINL	Full-Scale Input Span	Vss		Vdd	V					
AD11	Vin	Absolute Input Voltage	AVss		AVdd	V					
AD12	IAD	Operating Current	—	8	—	mA					
AD13	—	Leakage Current	_	±0.6	—	μA	VINL = AVSS = 0V, AVDD = 3.3V Source Impedance = 100Ω				
AD17	Rin	Recommended Impedance Of Analog Voltage Source	—		100	Ω					
			DC Accu	racy							
AD20	Nr	Resolution	1	0 data bi	its	bits					
AD21A	INL	Integral Nonlinearity	> -2	±0.5	< 2	LSb	VINL = AVSS = 0V, AVDD = 3.3V				
AD22A	DNL	Differential Nonlinearity	> -1	±0.5	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V				
AD23A	Gerr	Gain Error	> -5	±2.0	< 5	LSb	VINL = AVSS = 0V, AVDD = 3.3V				
AD24A	EOFF	Offset Error	> -3	±0.75	< 3	LSb	VINL = AVSS = VSS = 0V, AVDD = VDD = 3.3V				
AD25	_	Monotonicity <sup>(1)</sup>	—	_	_	—	Guaranteed				
		D	namic Per	formanc	e	•					
AD30	THD	Total Harmonic Distortion	_	-73	—	dB					
AD31	SINAD	Signal to Noise and Distortion		58	—	dB					
AD32	SFDR	Spurious Free Dynamic Range	—	-73	—	dB					
AD33	Fnyq	Input Signal Bandwidth	—	_	1	MHz					
AD34	ENOB	Effective Number of Bits	—	9.4	—	bits					


**Note 1:** The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

## 查询dsPIC33FJ64GS606供应商 TABLE 27-37: 10-BIT HIGH-SPEED A/D MODULE TIMING REQUIREMENTS

АС СН/	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
AD50b	TAD	ADC Clock Period	35.8		_	ns			
		Con	version R	Rate					
AD55b	tCONV	Conversion Time	—	14 Tad	_	—			
AD56b	FCNV	Throughput Rate							
		Devices with Single SAR	—	_	2.0	Msps			
		Devices with Dual SARs	_	_	4.0	Msps			
	Timing Parameters								
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(1)</sup>	1.0		10	μS			

**Note 1:** These parameters are characterized but not tested in manufacturing.

## FIGURE 27-19: A/D CONVERSION TIMING PER INPUT



## dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

## 查询dsPIC33FJ64GS606供应商 TABLE 27-38: COMPARATOR MODULE SPECIFICATIONS

AC and DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature: } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param. No.	Symbol	Characteristic	Min Typ Max Units Comments						
CM10	VIOFF	Input Offset Voltage		±5	±15	mV			
CM11	VICM	Input Common Mode Voltage Range <sup>(1)</sup>	0	_	AVDD - 1.5	V			
CM12	VGAIN	Open Loop Gain <sup>(1)</sup>	90	—		db			
CM13	CMRR	Common Mode Rejection Ratio <sup>(1)</sup>	70	_	—	db			
CM14	TRESP	Large Signal Response		20	30	ns	V+ input step of 100 mv while V- input held at AVDD/2. Delay measured from analog input pin to PWM output pin.		

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

## TABLE 27-39: DAC MODULE SPECIFICATIONS


AC and				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature: } -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +85^{\circ}\mbox{C for Industrial} \\ -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +125^{\circ}\mbox{C for Extended} \end{array}$					
Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments		
DA01	CVRSRC	External Reference Voltage <sup>(1)</sup>	0		AVDD - 1.6	V			
DA02	CVRES	Resolution		10 data bits					
DA03	INL	Integral Nonlinearity Error	—	±1.0	_		AVDD = 3.3V, DACREF = (AVDD/2)V		
DA04	DNL	Differential Nonlinearity Error	—	±0.8	—	LSB			
DA05	EOFF	Offset Error	—	±2.0	—	LSB			
DA06	EG	Gain Error	—	±2.0	—	LSB			
DA07	TSET	Settling Time <sup>(1)</sup>	650			nsec	Measured when range = 1 (high range), and CMREF<9:0> transi- tions from 0x1FF to 0x300.		

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

## 查询dsPIC33FJ64GS606供应商 TABLE 27-40: DAC OUTPUT BUFFER SPECIFICATIONS

DC CHA	RACTERI	ISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments		
DA10	RLOAD	Resistive Output Load Impedance	ЗК	_	—	Ω			
DA11	CLOAD	Output Load Capacitance	—	20	35	pF			
DA12	Ιουτ	Output Current Drive Strength	200	300	400	μΑ	Sink and source		
DA13	VRANGE	Full Output Drive Strength Voltage Range	Avss + 250 mV	—	AVDD – 900 mV	V			
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 μA	AVss + 50 mV	_	AVDD – 500 mV	V			
DA15	IDD	Current Consumed when Module is Enabled, High-Power Mode	—	—	1.3 x lout	μA	Module will always consume this current even if no load is connected to the output		
DA16	ROUTON	Output Impedance when Module is Enabled	—		10	Ω	Closed loop output resistance		

## FIGURE 27-20: QEA/QEB INPUT CHARACTERISTICS



© 2010 Microchip Technology Inc.


AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>		Typ <sup>(2)</sup> Max Units Conditions				
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	—	ns	—	
TQ31	ΤουΗ	Quadrature Input High Time		6 Tcy	_	ns	—	
TQ35	TQUIN	Quadrature Input Period		12 TCY	—	ns	—	
TQ36	TQUP	Quadrature Phase Period		3 TCY	—	ns	—	
TQ40	TQUFL	Filter Time to Recognize Low, with Digital Filter		3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	
TQ41	TqufH	Filter Time to Recognize Hig with Digital Filter	h,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	

## TABLE 27-41: QUADRATURE DECODER TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
  - **3:** N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 15. "Quadrature Encoder** Interface (QEI)" in the "dsPIC33F/PIC24H Family Reference Manual".

## FIGURE 27-21: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS




## TABLE 27-42: QEI INDEX PULSE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No. Symbol Characteristic <sup>(*</sup>			;(1)	Min	Max	Units	Conditions		
TQ50	TqIL	Filter Time to Recognize with Digital Filter	Low,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>		
TQ51	TqiH	Filter Time to Recognize High, with Digital Filter		3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>		
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY	_	ns	—		

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.

## FIGURE 27-22: TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS




## TABLE 27-43: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			(unles	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteris	stic <sup>(1)</sup>		Min	Тур	Max	Units	Conditions
TQ10	TtQH		Synchronous, with prescaler		Tcy + 20			ns	Must also meet parameter TQ15
TQ11	TtQL		Synchro with pre	,	Tcy + 20	—		ns	Must also meet parameter TQ15
TQ15	TtQP		Synchronous, with prescaler		2 * TCY + 40	_		ns	_
TQ20	TCKEXTMRL	Delay from External Edge to Timer Increr			0.5 TCY	—	1.5 TCY	_	—

**Note 1:** These parameters are characterized but not tested in manufacturing.

## dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

## 查询dsPIC33FJ64GS606供应商



## TABLE 27-44: ECAN<sup>™</sup> MODULE I/O TIMING REQUIREMENTS

AC CHARA	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions					
CA10	TioF	Port Output Fall Time		_	_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time				ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	—	


**Note 1:** These parameters are characterized but not tested in manufacturing.

## 查询也是IC33FIG4CS606世际管ORMATION


64-Lead QFN (9x9x0.9mm)




64-Lead TQFP (10x10x1mm)



80-Lead TQFP (12x12x1mm)





Example



Example



Legend	: XXX Y YY WW NNN (@3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:		Aicrochip part number cannot be marked on one line, it is carried over to the next limiting the number of available characters for customer-specific information.

100-Lead TQFP (12x12x1 mm)




100-Lead TQFP (14x14x1mm)





 $\langle X \rangle$ 

Example




Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.				
Note:						

28.1 Package Details

## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

## 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units					
Dimension	n Limits	MIN	NOM	MAX		
Number of Pins	N		64			
Pitch	е		0.50 BSC			
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3		0.20 REF			
Overall Width	E		9.00 BSC			
Exposed Pad Width	E2	7.05	7.15	7.50		
Overall Length	D		9.00 BSC			
Exposed Pad Length	D2	7.05	7.15	7.50		
Contact Width	b	0.18	0.25	0.30		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20	-	-		

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.50 BSC			
Optional Center Pad Width	W2			7.35	
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

## 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

## 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIM		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

## 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits		NOM	MAX	
Number of Leads	N	80			
Lead Pitch	e	0.50 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	14.00 BSC			
Overall Length	D	14.00 BSC			
Molded Package Width	E1	12.00 BSC			
Molded Package Length	D1	12.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

#### 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

#### 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

#### 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

#### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

#### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

查询dsPIC33FJ64GS606供应商 NOTES:

#### APPENDIX A: MIGRATING FROM dsPIC33FJ06GS101/X02 AND dsPIC33FJ16GSX02/X04 TO dsPIC33FJ32GS406/606/608/610 AND dsPIC33FJ64GS406/606/608/610 DEVICES

This appendix provides an overview of considerations for migrating from the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of devices to the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family of devices. The code developed for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices can be ported dsPIC33FJ32GS406/606/608/610 the and to dsPIC33FJ64GS406/606/608/610 devices after making the appropriate changes outlined below.

#### A.1 Device Pins and Peripheral Pin Select (PPS)

On dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, some peripherals such as the Timer, Input Capture, Output Compare, UART, SPI, External Interrupts, Analog Comparator Output, as well as the PWM4 pin pair, were mapped to physical pins via Peripheral Pin Select (PPS) functionality. On dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, these peripherals are hard-coded to dedicated pins. Because of this, as well as pinout differences between the two devices families, software must be updated to utilize peripherals on the desired pin locations.

#### A.2 High-Speed PWM

#### A.2.1 FAULT AND CURRENT-LIMIT CONTROL SIGNAL SOURCE SELECTION

Fault and Current-Limit Control Signal Source selection has changed between the two families of devices. On dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, Fault1 through Fault8 were assigned to Fault and Current-Limit Controls with the following values:

- 00000 = Fault 1
- 00001 = Fault 2
- 00010 = Fault 3
- 00011 = Fault 4
- 00100 = Fault 5
- 00101 = Fault 6
- 00110 = Fault 7
- 00111 = Fault 8

On dsPIC33FJ32GS406/608/610 and dsPIC33FJ64GS406/606/608/610 devices, Fault1 through Fault8 were assigned to Fault and Current-Limit Controls with the following values:

- 01000 = Fault 1
- 01001 = Fault 2
- 01010 = Fault 3
- 01011 = Fault 4
- 01100 = Fault 5
- 01101 = Fault 6
- 01110 = Fault 7
- 01111 = Fault 8

#### A.2.2 ANALOG COMPARATORS CONNECTION

Connection of analog comparators to the PWM Fault and Current-Limit Control Signal Sources on dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices is performed by assigning a comparator to one of the Fault sources via the virtual PPS pins, and then selecting the desired Fault as the source for Fault and Current-Limit Control. On dsPIC33FJ32GS406/ 606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, analog comparators have a direct connection to Fault and Current-Limit Control, and can be selected with the following values for the CLSRC or FLTSRC bits:

- 00000 = Analog Comparator 1
- 00001 = Analog Comparator 2
- 00010 = Analog Comparator 3
- 00011 = Analog Comparator 4

#### A.2.3 LEADING-EDGE BLANKING (LEB)

The Leading-Edge Blanking Delay (LEB) bits have been moved from the LEBCOx register on dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices to the LEBDLYx register on dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices.

#### 查询dsPIC33FJ64GS606供应商 APPENDIX B: REVISION HISTORY

#### **Revision A (March 2009)**

This is the initial release of this document.

#### **Revision B (November 2009)**

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table B-1.

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Added "DMA Channels" column and updated the RAM size to 9K for the dsPIC33FJ64GS406 devices in the controller families table (see Table 1).
	Updated the pin diagrams as follows:
	64-pin TQFP and QFN
	- Removed FLT8 from pin 51
	- Added FLT8 to pin 60
	- Added FLT17 to pin 31
	- Added FLT18 to pin32
	80-pin TQFP
	- Removed FLT8 from pin 63
	- Added FLT8 to pin 76
	- Added FLT19 to pin 53
	- Added FLT20 to pin 52
	• 100-pin TQFP
	- Removed FLT8 from pin 78
	- Added FLT8 to pin 93
	- Added SYNCO1 to pin 95
Section 4.0 "Memory Organization"	Added Data Memory Map for Devices with 8 KB RAM (see Figure 4-4).
	Removed SFRs IPC25 and IPC26 from the Interrupt Controller Register Map for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices (see Table 4-7).
	The following bits in the Interrupt Controller Register Map for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices were changed to unimplemented (see Table 4-7):
	<ul> <li>Bit 2 of IFS1</li> <li>Bits 9-7 of IFS6</li> <li>Bit 2 of IEC1</li> <li>Bits 9-7 of IEC6</li> <li>Bits 10-8 of IPC4</li> </ul>
	Removed OSCTUN2 and LFSR, updated OSCCON and OSCTUN, renamed bit 13 of the REFOCON SFR in the System Control Register Map from ROSIDL to ROSSLP and changed the All Resets value from '0000' to '2300' for the ACLKCON SFR (see Table 4-56).
	Updated bit 1 of the PMD Register Map for dsPIC33FJ64GS608 devices from unimplemented to C1MD (see Table 4-60).

#### TABLE B-1: MAJOR SECTION UPDATES

#### 查询dsPIC33FJ64GS606供应商 TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 9.0 "Oscillator Configuration"	Removed Section 9.2 "FRC Tuning".
	Removed the PRCDEN, TSEQEN, and LPOSCEN bits from the Oscillator Control Register (see Register 9-1).
	Updated the Oscillator Tuning Register (see Register 9-4).
	Removed the Oscillator Tuning Register 2 and the Linear Feedback Shift Register.
	Updated the default reset values from R/W-0 to R/W-1 for the SELACLK and APSTSCLR<2:0> bits in the ACLKCON register (see Register 9-5).
	Renamed the ROSIDL bit to ROSSLP in the REFOCON register (see Register 9-6).
Section 10.0 "Power-Saving Features"	Updated the last paragraph of <b>Section 10.2.2</b> " <b>Idle Mode</b> " to clarify when instruction execution begins.
	Added Note 1 to the PMD1 register (see Register 10-1).
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2</b> " <b>Open-Drain Configuration</b> ".
Section 16.0 "High-Speed PWM"	Updated the High-Speed PWM Module Register Interconnect Diagram (see Figure 16-2).
	Updated the SYNCSRC<2:0> = 111, 101, and 100 definitions to Reserved in the PTCON and STCON registers (see Register 16-1 and Register 16-5).
	Updated the PWM time base maximum value from 0xFFFB to 0xFFF8 in the PTPER register (Register 16-3).
	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 1 of the shaded note that follows the MDC register (see Register 16-10).
	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 2 of the shaded note that follows the PDCx and SDCx registers (see Register 16-12 and Register 16-13).
	Added Note 2 and updated the FLTDAT<1:0> and CLDAT<1:0> bits, changing the word 'data' to 'state' in the IOCONx register (see Register 16-19).
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "High-Speed 10-bit Analog-to-Digital Converter (ADC)"	Updated the TRGSRCx<4:0> = 01101 definition from Reserved to PWM secondary special event trigger selected, and updated Note 1 in the ADCP0-ADCP6 registers (see Register 22-6 through Register 22-12).
Section 24.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 24.1 "Configuration Bits".
	Updated the Device Configuration Register Map (see Table 24-1).

© 2010 Microchip Technology Inc.

# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

### 查询dsPIC33FJ64GS606供应商 TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 27.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated all Operating Current (IDD) Typical and Max values in Table 27-5.
	Updated all Idle Current (IIDLE) Typical and Max values in Table 27-6.
	Updated all Power-Down Current (IPD) Typical and Max values in Table 27-7.
	Updated all Doze Current (IDOZE) Typical and Max values in Table 27-8.
	Updated the Typ and Max values for parameter D150 and removed parameters DI26, DI28, and DI29 from the I/O Pin Input Specifications (see Table 27-9).
	Updated the Typ and Max values for parameter DO10 and DO27 and the Min and Typ values for parameter DO20 in the I/O Pin Output Specifications (see Table 27-10).
	Added parameter numbers to the Auxiliary PLL Clock Timing Specifications (see Table 27-18).
	Added parameters numbers and updated the Internal RC Accuracy Min, Typ, and Max values (see Table 27-19 and Table 27-20).
	Added parameter numbers, Note 2, updated the Min and Typ parameter values for MP31 and MP32, and removed the conditions for MP10 and MP11 in the High-Speed PWM Module Timing Requirements (see Table 27-29).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 27-14).
	Added parameter IM51 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 27-34).
	Updated the Max value for parameter AD33 in the 10-bit High-Speed A/D Module Specifications (see Table 27-36).
	Updated the titles and added parameter numbers to the Comparator and DAC Module Specifications (see Table 27-38 and Table 27-39) and the DAC Output Buffer Specifications (see Table 27-40).

#### 查询dsPIC33FJ64GS606供应商 Revision C (February 2010)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other changes are referenced by their respective section in Table B-2.

TABLE B-2:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
Section 16.0 "High-Speed PWM"	Added Note 2 to PTPER (Register 16-3).
	Added Note 1 to SEVTCMP (Register 16-4).
	Updated Note 1 in MDC (Register 16-10).
	Updated Note 5 and added Note 6 to PWMCONx (Register 16-11).
	Updated Note 1 in PDCx (Register 16-12).
	Updated Note 1 in SDCx (Register 16-13).
	Updated Note 1 and Note 2 in PHASEx (Register 16-14).
	Updated Note 2 in SPHASEx (Register 16-15).
	Updated Note 1 in FCLCONx (Register 16-21).
	Added Note 1 to STRIGx (Register 16-22).
	Updated Leading-Edge Blanking Delay increment value from 8.4 ns to 8.32 ns and added a shaded note in LEBDLYx (Register 16-24).
	Added Note 3 and Note 4 to PWMCAPx (Register 16-26).
Section 27.0 "Electrical Characteristics"	Updated the Min and Typ values for the Internal Voltage Regulator specifications in Table 27-13.
	Updated the Min and Max values for the Internal RC Accuracy specifications in Table 27-20.

查询dsPIC33FJ64GS606供应商 NOTES:

# 查询dsPIC33FJ64GS606供应商 INDEX

Α	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
Alternate Vector Table (AIVT)	123
Arithmetic Logic Unit (ALU)	41
Assembler	
MPASM Assembler	350

#### В

Bit-Reversed Addressing       103         Example       104         Implementation       103         Sequence Table (16-Entry)       104         Block Diagrams       16-bit Timer1 Module       211         Comparator       329         Connections for On-Chip Voltage Regulator       336         Device Clock       191         DSP Engine       42         dsPIC33FJ32GS406/606/608/610       and         dsPIC33FJ32GS406/606/608/610       20         dsPIC33FJ32GS406/606/608/610       and
Implementation103Sequence Table (16-Entry)104Block Diagrams16-bit Timer1 Module16-bit Timer1 Module211Comparator329Connections for On-Chip Voltage Regulator336Device Clock191DSP Engine42dsPIC33FJ32GS406/606/608/610anddsPIC33FJ64GS406/606/608/61020
Sequence Table (16-Entry)104Block Diagrams16-bit Timer1 Module211Comparator329Connections for On-Chip Voltage Regulator336Device Clock191DSP Engine42dsPIC33FJ32GS406/606/608/610anddsPIC33FJ64GS406/606/608/61020
Sequence Table (16-Entry)104Block Diagrams16-bit Timer1 Module211Comparator329Connections for On-Chip Voltage Regulator336Device Clock191DSP Engine42dsPIC33FJ32GS406/606/608/610anddsPIC33FJ64GS406/606/608/61020
16-bit Timer1 Module       211         Comparator       329         Connections for On-Chip Voltage Regulator       336         Device Clock       191         DSP Engine       42         dsPlC33FJ32GS406/606/608/610       and         dsPlC33FJ64GS406/606/608/610       20
Comparator         329           Connections for On-Chip Voltage Regulator         336           Device Clock         191           DSP Engine         42           dsPIC33FJ32GS406/606/608/610         and           dsPIC33FJ64GS406/606/608/610         20
Connections for On-Chip Voltage Regulator
Connections for On-Chip Voltage Regulator
Device Clock
DSP Engine
dsPIC33FJ64GS406/606/608/61020
dsPIC33FJ32GS406/606/608/610 and
dsPIC33FJ64GS406/606/608/610 CPU Core 36
ECAN Module
I <sup>2</sup> C
Input Capture219
Oscillator System
Output Compare
PLL
Quadrature Encoder Interface
Reset System115
Shared Port Structure
Simplified Conceptual High-Speed PWM226
SPI
Timer2/3 (32-bit)
Type B Timer
Type C Timer
UART
Watchdog Timer (WDT)
Brown-out Reset (BOR)

### С

C Compilers	
Hi-Tech C	350
MPLAB C	350
Clock Switching	198
Enabling	198
Sequence	198
Code Examples	
Erasing a Program Memory Page	113
Initiating a Programming Sequence	114
Loading Write Buffers	114
Port Write/Read	210
PWRSAV Instruction Syntax	199
Code Protection	333, 339
CodeGuard Security	
Configuration Bits	333
Configuration Register Map	333
Configuring Analog Port Pins	210
CPU	
Control Registers	38

CPU Clocking System	189
PLL Configuration	
Selection	189
Sources	189
Customer Change Notification Service	415
Customer Notification Service	415
Customer Support	415

#### D

DAC
Output Range 330
Data Accumulators and Adder/Subtracter
Data Space Write Saturation 45
Overflow and Saturation 43
Round Logic 44
Write Back 44
Data Address Space
Alignment
Memory Map for dsPIC33FJ32GS406/606/608/610 De-
vices with 4 KB RAM 50
Memory Map for dsPIC33FJ64GS406/606/608/610 De-
vices with 8 KB RAM 51
Memory Map for dsPIC33FJ64GS406/606/608/610 De-
vices with 9 KB RAM 52
Near Data Space 49
Software Stack 100
Width 49
DC Characteristics
Doze Current (IDOZE)
I/O Pin Input Specifications
I/O Pin Output Specifications
Idle Current (IIDLE)
Operating Current (IDD)
Power-Down Current (IPD)
Program Memory
Temperature and Voltage Specifications
Demonstration/Development Boards, Evaluation Kits, and
Starter Kits 352
Development Support
DMAC Registers 178
DMAxCNT 178
DMAxCON 178
DMAxPAD 178
DMAxREQ 178
DMAxSTA 178
DMAxSTB 178
Doze Mode 200
DSP Engine 41
Multiplier 43

#### Е

ECAN Module	
CiBUFPNT1 register	291
CiBUFPNT2 register	292
CiBUFPNT3 register	292
CiBUFPNT4 register	293
CiCFG1 register	289
CiCFG2 register	290
CiCTRL1 register	282
CiCTRL2 register	283
CiEC register	289
CiFCTRL register	285
CiFEN1 register	291
CiFIFO register	286

# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

н

L

I<sup>2</sup>C

查询dfangskse2FI6465606供应商	295
CiFMSKSEL2 register	
CiINTE register	
CiINTF register	
CiRXFnEID register	
CiRXFnSID register	
CiRXFUL1 register	
CiRXFUL2 register	
CiRXMnEID register	
CiRXMnSID register	
CiRXOVF1 register	
CiRXOVF2 register	
CiTRmnCON register	
CiVEC register	
Frame Types	
Modes of Operation	
Overview	
ECAN Registers	
Acceptance Filter Enable Register (CiFEN1)	291
Acceptance Filter Extended Identifier Register n (CiR	
nEID)	
Acceptance Filter Mask Extended Identifier Register	
(CiRXMnEID)	
Acceptance Filter Mask Standard Identifier Register	
(CiRXMnSID)	
Acceptance Filter Standard Identifier Register n (CiR	
nSID)	
Baud Rate Configuration Register 1 (CiCFG1)	
Baud Rate Configuration Register 2 (CiCFG2)	
Control Register 1 (CiCTRL1)	
Control Register 2 (CiCTRL2)	
FIFO Control Register (CiFCTRL)	
FIFO Status Register (CiFIFO)	
Filter 0-3 Buffer Pointer Register (CiBUFPNT1)	
Filter 12-15 Buffer Pointer Register (CiBUFPNT4)	
Filter 15-8 Mask Selection Register (CiFMSKSEL2).	
Filter 4-7 Buffer Pointer Register (CiBUFPNT2)	
Filter 7-0 Mask Selection Register (CiFMSKSEL1)	
Filter 8-11 Buffer Pointer Register (CiBUFPNT3)	
Interrupt Code Register (CiVEC)	
Interrupt Enable Register (CiINTE)	
Interrupt Flag Register (CilNTF)	
Receive Buffer Full Register 1 (CiRXFUL1)	
Receive Buffer Full Register 2 (CiRXFUL2)	
Receive Buffer Overflow Register 2 (CiRXOVF2)	
Receive Overflow Register (CiRXOVF1)	
ECAN Transmit/Receive Error Count Register (CiEC)	
ECAN TX/RX Buffer m Control Register (CiTRmnCON)	
Electrical Characteristics	
AC Characteristics and Timing Parameters	362
BOR	
Enhanced CAN Module	279
Equations	
Device Operating Frequency	189
Fosc Calculation	190
XT with PLL Mode Example	
Errata	
r.	
F	
Fail-Safe Clock Monitor (FSCM)	198
Flash Program Memory	
Control Registers	

 Operations
 110

 Programming Algorithm
 113

 RTSP Operation
 110

 Table Instructions
 109

Operating wodes		
Registers		
In-Circuit Debugger		
In-Circuit Emulation		
	ning (ICSP)	
	odes 100	
	ions 100	
	Supported 101	
	tor Instructions	
Instruction Set	244	
	Saving Modes	
	Data Memory Spaces 105	
Internal RC Oscillator		
	us Registers 127	
IECx		
IFSx		
INTCON1		
INTCON2		
INTTREG		
IPCx		
Interrupt Setup Procedure	s	
Interrupt Disable		
	utine 176	
	÷	
	э 176 Г)	
	Г) 123	
	Г) 123	
Interrupts Coincident with J	Γ)123 Power Save Instructions200	
Interrupts Coincident with J JTAG Boundary Scan Inte	T) 123 Power Save Instructions 200 erface	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface	Γ)123 Power Save Instructions200	
Interrupts Coincident with J JTAG Boundary Scan Inte	T) 123 Power Save Instructions 200 erface	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface	T) 123 Power Save Instructions 200 erface	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface Leading-Edge Blanking (L	T) 123 Power Save Instructions 200 erface	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface	T) 123 Power Save Instructions 200 erface	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface Leading-Edge Blanking (L M Memory Organization	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02	T)       123         Power Save Instructions       200         erface       333         B)       225	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3 403	T)       123         Power Save Instructions       200         erface       333         B)       225	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3 403 Migration	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3 403 Migration	T)       123         Power Save Instructions       200         erface       333         B)       225	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3 403 Migration	T)	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3 403 Migration Analog Comparators	T)       123         Power Save Instructions       200         erface       333	
Interrupts Coincident with J JTAG Boundary Scan Inte JTAG Interface L Leading-Edge Blanking (L M Memory Organization Microchip Internet Web Si Migrating from dsPIC33FJ16GSX02 608/610 and dsPIC3 403 Migration	T)	

JJUSPIC33FJ0465000供应同
Device Pins and Peripheral Pin Select (PPS)
Fault and Current-Limit Control Signal Source Selection
403
Leading-Edge Blanking (LEB)
Modes of Operation
Disable
Initialization281
Listen All Messages
Listen Only281
Loopback
Normal Operation
Modulo Addressing 102
Applicability
Operation Example
Start and End Address
W Address Register Selection 102
MPLAB ASM30 Assembler, Linker, Librarian
MPLAB ICD 3 In-Circuit Debugger System
MPLAB Integrated Development Environment Software 349
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian

#### 0

Open-Drain Configuration	
Oscillator Configuration	187
Oscillator Tuning Register (OSCTUN)	195
Output Compare	

#### Ρ

Packaging
100-Lead TQFP 398
100-Lead TQFP Land Pattern
64-Lead QFN
64-Lead QFN Land Pattern 395
64-Lead TQFP 394
64-Lead TQFP Land Pattern
80-Lead TQFP 396
80-Lead TQFP Land Pattern
Marking
Peripheral Module Disable (PMD) 201
PICkit 2 Development Programmer/Debugger and PICkit 2
Debug Express
PICkit 3 In-Circuit Debugger/Programmer and PICkit 3 Debug
Express
Pinout I/O Descriptions (table)21
Power-on Reset (POR) 119
Power-Saving Features 199
Clock Frequency and Switching 199
Program Address Space47
Construction105
Data Access from Program Memory Using Program
Space Visibility108
Data Access from Program Memory Using Table Instruc-
tions 107
Data Access from, Address Generation 106
Memory Map 47
Table Read Instructions
TBLRDH107
TBLRDL 107
Visibility Operation108
Program Memory
Interrupt Vector
Organization48
Reset Vector 48

#### Q

Quadrature Encoder Interface (QEI) 255
R
Reader Response
Analog Comparator
dsPIC33FJ64GS608/601 Devices)
Change Notification (dsPIC33FJ64GS406/606 Devices) 56
CPU Core 54
DMA
ECAN1 (C1CTRL1.WIN = 0 or 1)
ECAN1 (C1CTRL1.WIN = 0)
High-Speed 10-bit ADC Module (dsPIC33FJ32GS608
and dsPIC33FJ64GS608 Devices)
High-Speed 10-bit ADC Module (dsPIC33FJ32GS610
and dsPIC33FJ64GS610 Devices)
High-Speed 10-bit ADC Module (for dsPIC33FJ32GS406/606 and
dsPIC33FJ64GS406/606 Devices)
High-Speed PWM
High-Speed PWM Generator 1
High-Speed PWM Generator 274
High-Speed PWM Generator 3
High-Speed PWM Generator 4
High-Speed PWM Generator 577 High-Speed PWM Generator 678
High-Speed PWM Generator 7 (All devices except
dsPIC33FJ32GS406 and dsPIC33FJ64GS406) 79
High-Speed PWM Generator 8 (All devices except
dsPIC33FJ32GS406 and dsPIC33FJ64GS406) 80
High-Speed PWM Generator 9 (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices)
I2C1
I2C2
Interrupt Controller (dsPIC33FJ32GS406 and
dsPIC33FJ64GS406 Devices)63
Interrupt Controller (dsPIC33FJ32GS606 Devices) 69
Interrupt Controller (dsPIC33FJ32GS608 Devices) 67
Interrupt Controller (dsPIC33FJ32GS610 Devices) 65
Interrupt Controller (dsPIC33FJ64GS606 Devices) 61 Interrupt Controller (dsPIC33FJ64GS608 Devices) 59
Interrupt Controller (dsPIC33FJ64GS610 Devices) 57
NVM
Output Compare 72
PMD (dsIPC33FJ64GS606 Devices)
PMD (dsPIC33FJ32GS406 and dsPIC33FJ64GS406
Devices)
PMD (dsPIC33FJ32GS608 Devices)
PMD (dsPIC33FJ32GS610 Devices)
PMD (dsPIC33FJ64GS608 Devices) 98
PMD (dsPIC33FJ64GS610 Devices)
PORTA (dsPIC33FJ32GS608 and dsPIC33FJ64GS608
Devices)
Devices)
PORTB
PORTC (dsPIC33FJ32GS406/606 and
dsPIC33FJ64GS406/606 Devices)
PORTC (dsPIC33FJ32GS608 and dsPIC33FJ64GS608
Devices)

PORTC (dsPIC33FJ32GS610 and dsPIC33FJ64G	S610
Devices)	93
PORTD (dsPIC33FJ32GS406/606	and
dsPIC33FJ64GS406/606 Devices)	94
PORTD (dsPIC33FJ32GS608/610	and
dsPIC33FJ64GS608/610 Devices)	94
PORTE (dsPIC33FJ32GS406/606	and
dsPIC33FJ64GS406/606 Devices)	94
PORTE (dsPIC33FJ32GS608/610	and
dsPIC33FJ64GS608/610 Devices)	94
PORTF (dsPIC33FJ32GS406/606	and
dsPIC33FJ64GS406/606 Devices)	95
PORTF (dsPIC33FJ32GS608 and dsPIC33FJ64G	
Devices)	95
PORTF (dsPIC33FJ32GS610 and dsPIC33FJ64G	S610
Devices)	
PORTG (dsPIC33FJ32GS406/606	and
dsPIC33FJ64GS406/606 Devices)	96
PORTG (dsPIC33FJ32GS608 and dsPIC33FJ64G	
Devices)	
PORTG (dsPIC33FJ32GS610 and dsPIC33FJ64G	
Devices)	
Quadrature Encoder Interface (QEI) 1	
Quadrature Encoder Interface (QEI) 2	
SPI1	
SPI2	
System Control	
Timers	
UART1	
UART2	
Registers	02
A/D Control Register (ADCON)	311
A/D Convert Pair Control Register 0 (ADCPC0)	
A/D Convert Pair Control Register 1 (ADCPC1)	
A/D Convert Pair Control Register 2 (ADCPC2)	
A/D Convert Pair Control Register 3 (ADCPC3)	
A/D Convert Pair Control Register 4 (ADCPC4)	
A/D Convert Pair Control Register 5 (ADCPC5)	
A/D Convert Pair Control Register 6 (ADCPC6)	
A/D Port Configuration Register (ADPCFG)	
A/D Status Register (ADSTAT)	
ACLKCON (Auxiliary Clock Divisor Control)	
ADBASE (A/D Base)	
ADCON (A/D Control)	
ADCPC0 (A/D Convert Pair Control 0)	
ADCPC1 (A/D Convert Pair Control 1)	
ADCPC2 (A/D Convert Pair Control 2)	
ADCPC3 (A/D Convert Pair Control 3)	
ADCPC4 (A/D Convert Pair Control 4)	
ADCPC5 (A/D Convert Pair Control 5)	
ADCPC6 (A/D Convert Pair Control 6)	
ADPCFG (A/D Port Configuration)	
ADPCFG2 (A/D Port Configuration)	
ADSTAT (A/D Status)	
ALTDTRx (PWM Alternate Dead Time)	
AUXCONx (PWM Auxiliary Control)	
CHOP (PWM Chop Clock Generator)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)	289

CIFCTRL (ECAN FIFO Control)
CiFEN1 (ECAN Acceptance Filter Enable) 291
CiFIFO (ECAN FIFO Status)
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 295
CiFMSKSEL2 (ECAN Filter 15-8 Mask Selection) 296
CiINTE (ECAN Interrupt Enable)
CilNTF (ECAN Interrupt Flag) 287
CiRXFnEID (ECAN Acceptance Filter n Extended Identi-
fier)
CiRXFnSID (ECAN Acceptance Filter n Standard Identi-
fier) 294
CiRXFUL1 (ECAN Receive Buffer Full 1)
CiRXFUL2 (ECAN Receive Buffer Full 2)
CiRXMnEID (ECAN Acceptance Filter Mask n Extended
Identifier)297
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier)
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 299
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 299
CiTRBnSID (ECAN Buffer n Standard Identifier) 301,
302, 304
CiTRmnCON (ECAN TX/RX Buffer m Control) 300
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)
CMPCONx (Comparator Control) 331
CMPCPNx (Comparator Control)
CMPDACx (Comparator DAC Control)
CORCON (Core Control)
DFLTCON (QEI Control) 258
DFLTxCON (Digital Filter Control)
DMACS0 (DMA Controller Status 0) 183
DMACS1 (DMA Controller Status 1)
DMAxCNT (DMA Channel x Transfer Count)
DMAxCON (DMA Channel x Control) 179
DMAxPAD (DMA Channel x Peripheral Address) 182
DMAxREQ (DMA Channel x IRQ Select)
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTA (DMA Channel x RAM Start Address A). 181
DMAxSTA (DMA Channel x RAM Start Address A). 181 DMAxSTB (DMA Channel x RAM Start Address B). 181
DMAxSTA (DMA Channel x RAM Start Address A). 181 DMAxSTB (DMA Channel x RAM Start Address B). 181 DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181 DMAxSTB (DMA Channel x RAM Start Address B) . 181 DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181 DMAxSTB (DMA Channel x RAM Start Address B) . 181 DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181 DMAxSTB (DMA Channel x RAM Start Address B) . 181 DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A) . 181DMAxSTB (DMA Channel x RAM Start Address B) . 181DSADR (Most Recent DMA RAM Address)
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)269ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 1)143IEC2 (Interrupt Enable Control 2)144IEC3 (Interrupt Enable Control 3)145
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)269ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 1)143IEC2 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)269ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 1)143IEC2 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146IEC5 (Interrupt Enable Control 5)147
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)220ICxCON (Input Capture x Control)220ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 2)144IEC3 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146IEC5 (Interrupt Enable Control 5)147IEC6 (Interrupt Enable Control 6)148
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)220ICxCON (Input Capture x Control)220ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 2)144IEC3 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146IEC5 (Interrupt Enable Control 5)147IEC6 (Interrupt Enable Control 6)148IEC7 (Interrupt Enable Control 6)149
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)220ICxCON (Input Capture x Control)220ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 2)144IEC3 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146IEC5 (Interrupt Enable Control 5)147IEC6 (Interrupt Enable Control 6)148IEC7 (Interrupt Enable Control 6)149
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)220ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 1)143IEC2 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146IEC5 (Interrupt Enable Control 5)147IEC6 (Interrupt Enable Control 6)148IEC7 (Interrupt Enable Control 7)149IFS0 (Interrupt Flag Status 0)132
DMAxSTA (DMA Channel x RAM Start Address A)181DMAxSTB (DMA Channel x RAM Start Address B)181DSADR (Most Recent DMA RAM Address)185DTRx (PWM Dead Time)242FCLCONx (PWM Fault Current-Limit Control)247I2CxCON (I2Cx Control)267I2CxMSK (I2Cx Slave Mode Address Mask)271I2CxON (Input Capture x Control)220ICxCON (Input Capture x Control)220IEC0 (Interrupt Enable Control 0)141IEC1 (Interrupt Enable Control 1)143IEC2 (Interrupt Enable Control 3)145IEC4 (Interrupt Enable Control 4)146IEC5 (Interrupt Enable Control 5)147IEC6 (Interrupt Enable Control 6)148IEC7 (Interrupt Enable Control 7)149IFS0 (Interrupt Flag Status 0)132IFS1 (Interrupt Flag Status 1)134
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxON (Input Capture x Control)       269         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 6)       148         IEC7 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxON (Input Capture x Control)       269         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 2)       144         IEC3 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 2)       135         IFS3 (Interrupt Flag Status 3)       136
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxON (Input Capture x Control)       269         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 2)       135         IFS3 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)       137
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxON (Input Capture x Control)       269         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 2)       135         IFS3 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)       137
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxSTAT (I2Cx Status)       269         ICxCON (Input Capture x Control), x = 1, 2)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 2)       135         IFS3 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)       137         IFS5 (Interrupt Flag Status 5)       138 </td
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxCON (IPUK Status)       269         ICxCON (Input Capture x Control, x = 1, 2)       220         ICxCON (Input Capture x Control)       241         IEC1 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 2)       144         IEC3 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Enable Control 7)       149         IFS1 (Interrupt Flag Status 1)       132         IFS1 (Interrupt Flag Status 2)       135         IFS3 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 3)       1
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxCON (Iput Capture x Control, x = 1, 2)       220         ICxCON (Input Capture x Control)       241         IEC1 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 2)       135         IFS3 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxCON (I2Cx Control)       267         I2CxCON (I2Cx Slave Mode Address Mask)       271         I2CxCON (Iput Capture x Control, x = 1, 2)       220         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 2)       144         IEC3 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)       137         IFS5 (Interrupt Flag Status 5)       138         IFS6 (Interrupt Flag Status 7)       140<
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxMSK (I2Cx Slave Mode Address Mask)       271         I2CxCON (Iput Capture x Control, x = 1, 2)       220         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 4)       146         IEC5 (Interrupt Enable Control 5)       147         IEC6 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)       137         IFS5 (Interrupt Flag Status 5)       138         IFS6 (Interrupt Flag Status 7)       140         INTCON1 (Interrupt Control 1)       <
DMAxSTA (DMA Channel x RAM Start Address A). 181         DMAxSTB (DMA Channel x RAM Start Address B). 181         DSADR (Most Recent DMA RAM Address)       185         DTRx (PWM Dead Time)       242         FCLCONx (PWM Fault Current-Limit Control)       247         I2CxCON (I2Cx Control)       267         I2CxCON (I2Cx Control)       267         I2CxCON (I2Cx Slave Mode Address Mask)       271         I2CxCON (Iput Capture x Control, x = 1, 2)       220         ICxCON (Input Capture x Control)       220         ICxCON (Input Capture x Control)       220         IEC0 (Interrupt Enable Control 0)       141         IEC1 (Interrupt Enable Control 1)       143         IEC2 (Interrupt Enable Control 2)       144         IEC3 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 3)       145         IEC4 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Enable Control 7)       149         IFS0 (Interrupt Flag Status 0)       132         IFS1 (Interrupt Flag Status 1)       134         IFS2 (Interrupt Flag Status 3)       136         IFS4 (Interrupt Flag Status 4)       137         IFS5 (Interrupt Flag Status 5)       138         IFS6 (Interrupt Flag Status 7)       140<

SPIC33FJ046S000供应商
INTIREG Interrupt Control and Status
IOCONx (PWM I/O Control)
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1) 151
IPC12 (Interrupt Priority Control 12) 160
IPC13 (Interrupt Priority Control 13) 161
IPC14 (Interrupt Priority Control 14)
IPC16 (Interrupt Priority Control 16)163
IPC17 (Interrupt Priority Control 17) 164
IPC18 (Interrupt Priority Control 18) 165
IPC2 (Interrupt Priority Control 2)
IPC20 (Interrupt Priority Control 20)
IPC21 (Interrupt Priority Control 21) 167
IPC23 (Interrupt Priority Control 23) 168
IPC24 (Interrupt Priority Control 24) 169
IPC25 (Interrupt Priority Control 25) 170
IPC26 (Interrupt Priority Control 26)
IPC27 (Interrupt Priority Control 27) 172
IPC28 (Interrupt Priority Control 28) 173
IPC29 (Interrupt Priority Control 29) 174
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5)155
IPC6 (Interrupt Priority Control 6) 156
IPC7 (Interrupt Priority Control 7) 157
IPC8 (Interrupt Priority Control 8)158
IPC9 (Interrupt Priority Control 9)
LEBCONx (Leading-Edge Blanking Control)
LEBDLYx (Leading-Edge Blanking Delay)
MDC (PWM Master Duty Cycle)
NVMCON (Flash Memory Control)
NVMKEY (Non-Volatile Memory Key)
NVMKEY (Nonvolatile Memory Key) 112
OCxCON (Output Compare x Control, x = 1, 2) 223
OCXCON (Output Compare x Control, $x = 1, 2$ ) 223 OSCCON (Oscillator Control)
OSCCON (Oscillator Control) 192
OSCCON (Oscillator Control)
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)254
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)254
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)256
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD2 (Peripheral Module Disable Control 1)202PMD3 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)256QEIxCON (QEIx Control, x = 1 or 2)256
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)256QEIXCON (Reset Control)116
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)256QCON (Reset Control)116REFOCON (Reference Oscillator Control)197
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)256QEIxCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)237QEICON (QEI Control)256QEIXCON (QEI Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239SEVTCMP235
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Period)231PWMCAPx (Primary PWM Time Base Capture)237QEICON (QEI Control)256QEIXCON (QEI Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239SEVTCMP235
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 4)205PMD7 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)216RCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)233SEVTCMP235SEVTCMP (Special Event Compare)232
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEIx Control)216RCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)233SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD6 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)216RCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241SPIxCON1 (SPIx Control 1)261
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD6 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCAPx (Primary PWM Time Base Capture)256QEICON (QEI Control)237QEICON (QEIx Control, x = 1 or 2)256RCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)233SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241SPIxCON1 (SPIx Control 1)261SPIxCON2 (SPIx Control 2)263
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD6 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEI Control)216RCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241SPIxCON1 (SPIx Control 1)261
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD6 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCAPx (Primary PWM Time Base Capture)256QEICON (QEI Control)237QEICON (QEIx Control, x = 1 or 2)256RCON (Reset Control)116REFOCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)233SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241SPIxCON1 (SPIx Control 1)261SPIxCON2 (SPIx Control 2)263
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD6 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEIx Control, x = 1 or 2)256RCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241SPIxCON1 (SPIx Control 1)261SPIxCON2 (SPIx Control 2)263SPIxSTAT (SPIx Status and Control)260SR (CPU STATUS)128
OSCCON (Oscillator Control)192OSCTUN (Oscillator Tuning)195PDCx (PWM Generator Duty Cycle)239PHASEx (PWM Primary Phase Shift)240PLLFBD (PLL Feedback Divisor)194PMD1 (Peripheral Module Disable Control 1202PMD1 (Peripheral Module Disable Control 1)202PMD2 (Peripheral Module Disable Control 2)204PMD3 (Peripheral Module Disable Control 3)205PMD4 (Peripheral Module Disable Control 3)205PMD6 (Peripheral Module Disable Control 4)205PMD6 (Peripheral Module Disable Control 6)206PMD7 (Peripheral Module Disable Control 7)207PTCON (PWM Time Base Control)229PTCON2 (PWM Clock Divider Select)231PTPER (Primary Master Time Base Capture)254PWMCONx (PWM Control)237QEICON (QEIx Control, x = 1 or 2)256QEUCON (Reference Oscillator Control)197SDCx (PWM Secondary Duty Cycle)239SEVTCMP235SEVTCMP (Special Event Compare)232SPHASEx (PWM Secondary Phase Shift)241SPIxCON1 (SPIx Control 1)261SPIxCON2 (SPIx Control 2)263SPIxSTAT (SPIx Status and Control)260

235
STCON (PWM Secondary Master Time Base Control)
233
STCON2 (PWM Secondary Clock Divider Select) 234
STPER (Secondary Master Time Base Period) 234
STRIGx (PWM Secondary Trigger Compare Value) 250
T1CON (Timer1 Control) 212
TRGCONx (PWM Trigger Control) 243
TRIGx (PWM Primary Trigger Compare Value) 246
TxCON (Timer Control, x = 2)
TyCON (Timer Control, y = 3) 217
UxMODE (UARTx Mode) 274
UxSTA (UARTx Status and Control) 276
Reset
Illegal Opcode 115, 120
Trap Conflict 120
Uninitialized W Register 115, 120
Reset Sequence 123
Resets 115
Resources Required for Digital PFC 29, 32
Resources Required for Digital Phase-Shift ZVT Converter34

#### S

Serial Peripheral Interface (SPI)	259
Software RESET Instruction (SWR)	
Software Simulator (MPLAB SIM)	351
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	100
Special Event Compare Register (SEVTCMP) 232	2, 235
Special Event Compare Register (SEVTCMP)	

#### Т

Temperature and Voltage Specifications

Timer1 211
Timer2/3
Timing Diagrams
A/D Conversion per Input
Brown-out Situations 119
CAN I/O 388
External Clock
High-Speed PWM 372
High-Speed PWM Fault 372
I/O
I2Cx Bus Data (Master Mode) 378
I2Cx Bus Data (Slave Mode) 380
I2Cx Bus Start/Stop Bits (Master Mode) 378
I2Cx Bus Start/Stop Bits (Slave Mode)
Input Capture (CAPx) 370
OC/PWM
Output Compare (OCx)
QEA/QEB Input 385
QEI Module Index Pulse 386
Reset, Watchdog Timer, Oscillator Start-up Timer and
Power-up Timer
SPIx Master Mode (CKE = 0)
SPIx Master Mode (CKE = 1) 374
SPIx Slave Mode (CKE = 0)
SPIx Slave Mode (CKE = 1) 376
Timer1, 2, 3 External Clock 368
TimerQ (QEI Module) External Clock
Timing Requirements
External Clock 363
I/O
Input Capture

#### 查询dsPIC33FJ64GS606供应商 Timing Specifications

ng Specifications
10-bit A/D Conversion Requirements
CAN I/O Requirements
High-Speed PWM Requirements
I2Cx Bus Data Requirements (Master Mode)
I2Cx Bus Data Requirements (Slave Mode)
Output Compare Requirements
PLL Clock
QEI External Clock Requirements
QEI Index Pulse Requirements
Quadrature Decoder Requirements
Reset, Watchdog Timer, Oscillator Start-up Timer, Pow-
er-up Timer and Brown-out Reset Requirements
367
Simple OC/PWM Mode Requirements
SPIx Master Mode (CKE = 0) Requirements
SPIx Master Mode (CKE = 0) Requirements
SPIx Master Mode (CKE = 1) Requirements
SPIx Master Mode (CKE = 1) Requirements
SPIx Master Mode (CKE = 1) Requirements
SPIx Master Mode (CKE = 1) Requirements

#### U

Universal Asynchronous Receiver Transmitter (UART)2	73
Using the RCON Status Bits1	21

#### V

Voltage Regulator (On-Chip)		
W		
Watchdog Time-out Reset (WDTO)	120	
Watchdog Timer (WDT)	. 333, 337	
Programming Considerations	337	
WWW Address	415	
WWW, On-Line Support	18	

#### 查询dsPIC33FJ64GS606供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software.
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing.
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives.

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

#### 查询dsPIC33FJ64GS606供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	: Name		
<b>.</b>	Telephone: ()	FAX: ()	
	cation (optional):		
Woul	ld you like a reply?YN		
	ce: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 stions:	Literature Number: DS70591C	
1. V	What are the best features of this document	t?	
_			
_			
2. ⊦	low does this document meet your hardwa	re and software development needs?	
_			
-			
3. E	Do you find the organization of this docume	nt easy to follow? If not, why?	
_			
-			
4. V	What additions to the document do you thin	k would enhance the structure and subject?	
_			
5. V	vhat deletions from the document could be	made without affecting the overall usefulness?	
_			
- -			
6. I	s there any incorrect or misleading information	tion (what and where)?	
_			
	low would you improve this document (		
7. F	How would you improve this document?		
-			
_			

#### 查询dsPIC33FJ64GS606供应商 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel FI Temperature Rar	amily y Size ( ag (if a nge	(KB)		Examples: a) dsPIC33FJ32GS406-E/PT: SMPS dsPIC33, 32 KB program memory, 64-pin, Extended temp., TQFP package.
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GS4 GS6			
Pin Count:	06 08 10	=	64-pin 80-pin 100-pin	
Temperature Range:	l E	= =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	PT PT PF MR	=	Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP) Plastic Thin Quad Flatpack - 12x12x1 mm body (TQFP) Plastic Thin Quad Flatpack - 14x14x1 mm body (TQFP) Plastic Quad Flat, No Lead Package - 9x9x0.9 mm body (QFN)	



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

**Kokomo** Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

**France - Paris** Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Fax: 45-4485-2829

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820