

CD40109B Types

CMOS Quad Low-to-High Voltage Level Shifter Fe

High-Voltage Types (20-Volt Rating)

■ CD401098 contains four low-to-high-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = V_{CC} and logical 0 = V_{SS} to a higher-voltage output signal (E, F, G, H) with logical 1 = V_{DD} and logical 0 = V_{SS}.

The CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (VDD) before the application of either the low-voltage supply (V_{CC}) or the input signals. There are no restrictions on the sequence of application of V_{DD}, V_{CC}, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between VSS and at least 0.7 VCC; V_{CC} may exceed V_{DD}, and input signals may exceed V_{CC} and V_{DD}. When operated in the mode V_{CC} > V_{DD}, the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual threestate output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance-state in the corresponding output.


The CD40109B-Series types are supplied in 16-lead ceramic dual-in-line packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- High-or-low level-shifting with three-state outputs for unidirectional or bidirectional bussing
- Isolation of logic subsystems using separate power supplies from supply sequencing, supply loss and supply regulation considerations

Features:

- Independence of power supply sequence considerations—V_{CC} can exceed V_{DD}, input signals can exceed both V_{CC} and V_{DD}
- Up and down level-shifting capability
- Three-state outputs with separate enable controls
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)
 - = 1 V at V_{CC} = 5 V, V_{DD} = 10 V
 - = 2 V at V_{CC} = 10 V, V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



RECOMMENDED OPERATING CONDITIONS

MAXIMUM RATINGS, Absolute-Maximum Values:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

OLIA DI ACTEDIATIO	LII	LAUTA	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA =			
Full Package-Temperature Range)	3	18	V.

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) Voltages referenced to V_{SS} Terminal) OUTPUT VOLTAGE RANGE, ALL OUTPUTS OLINPUT CURRENT, ANY ONE INPUT EVALUATE: ± 10 mA POWER DISSIPATION PER PACKAGE (P_D): FOR $T_A = -55^{\circ}$ C to $\pm 100^{\circ}$ C Derate Linearity at ± 12 mW/°C to ± 20 om/W DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = \pm 100^{\circ}$ C to $\pm 125^{\circ}$ C DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = \pm 100^{\circ}$ C to $\pm 100^{\circ}$ C and $\pm 100^{\circ}$ C to $\pm 100^{\circ}$ C to $\pm 100^{\circ}$ C STORAGE TEMPERATURE RANGE (T_{AD}) OPERATING-TEMPERATURE RANGE (T_{AD}) STORAGE TEMPERATURE RANGE (T_{AD}) -65°C to $\pm 150^{\circ}$ C LEAD TEMPERATURE (DURING SOLDERING):

TRUTH TABLE

INF	OUTPUTS		
A, B, C, D	ENABLE A, B, C, D	E, F, G, H	
0	1	0	
1	1	1	
X	0	Z	

LOGIC 0 - LOW(V_{SS}) X - DON'T CARE Z - HIGH IMPEDANCE LOGIC 1 - V_{CC} at INPUTS and V_{DD} at OUTPUTS




Fig.1 - CD40109B logic diagram (1 of 4 units).

Copyright © 2003, Texas Instruments Incorporated

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	MOITION	is	LIN	MITS AT	INDICA	TED TE	MPERATURES (°C)			UNITS	
ISTIC	vo	VIN	VDD						+25	г <u>.</u> .	ONT	
<u> </u>	(V)	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.	. 4	
Quiescent Device	[0,5	5	1	1	30	30	_	0.02	1		
Current,		0,10	10	2	2	60	60		0.02	2	μА	
IDD Max.		0,15	15	4	- 4	120	120	_	0.02	- 4		
		0,20	20	20	20	600 .	600	¥ .	0.04	20		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	1	11.	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8			
Output High	4.6	.0,5	5 .	-0.64	-0.61	-0.42	-0.36	-0.51	-1	`	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	_i .–3.2			
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	. –]	
Output Voltage:	_	0,5	5		0	.05		_	0	0.05		
Low-Level,	_	0,10	10		0	.05			0	0.05		
VOL Max.		0,15	15		0	.05			0	0.05	1 v 1	
Output Voltage:	_	0,5	5		4	.95		4.95	. 5	-	*	
High-Level,		0.10	10		9	.95		9.95	10			
VOH Min.		0,15	15		14	1:95		14.95	15	-	1	
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μА	
3-State Output Leakage Current IOUT Max.		0,18	18	±0.4	±0.4	±12	±12	1. *** -	±10 ⁻⁴	±0.4	μΑ	
	۷) (۶)	Vcc (V)	V _{DD} (V)			y 1						
Input Low Voltage	1,9	- 5	10		1	1.5		_	_	1.5	,	
VIL Max.	1.5, 13.5	10	15			3		-	-	3		
Input High	1,9	5	10			3.5	•	3.5		_	٧	
Voltage, VIH Min.	1.5,13.5	10	15			7		7	<u>-</u>	_		




Fig.2 - Typical output low (sink) current characteristics.




Fig.3 – Minimum output low (sink) current characteristics.




Fig.4 - Typical output high (source).




Fig.5 - Minimum output high (source)current characteristics.




Fig.6 — Typical transition time as a function of load capacitance.




Fig.7 - Typical high-to-low propagation delay time as a function of load capacitance.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_f, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω unless otherwise specified

		LIN	UTE				
CHARACTERISTIC	SHIFTING MODE	VCC (V)	V _{DD} (V)	Typ.	Max.	UNITS	
Propagation Delay - Data Input		5	10	300	600		
to Output:	L-H	5	15	220	440		
	2	10	15	180	360		
High-to-Low Level, tpHL		10	5	250	500	ns	
	H-L	15	5	250	500		
		15	10	120	240		
		5	10	130	260		
•	L-H	5	15	120	240		
Low-to-High Level, tpLH		10	15	70	140		
Low-to-riigii Level, tPLH		10	5	230	460	ns	
	H-L	15	5	230	460		
		15	10	80	160		
3-State Disable Delay:		5	10	60	120		
R _L = 1 kΩ	L-H	5	15	75	150		
Output High to High		10	15	35	70	ns	
Impedance, tpHZ		10	5	200	400	,,,,	
	H-L	15	5	200	400		
	**	15	10	40	80		
·		5	10	370	740		
Output Low to High	L-H	5	15	300	600		
Impedance, tpLZ		10	15	250	500	ns	
<u> </u>	H-L	10	5.	250	500		
·		15	5	250	500		
		15	10	130	260		
, in the second		5	10	320	640		
High Impedance to	L-H	5 10	15 15	230 180	460 360		
Output High, tPZH		10	5			ns	
· <u>-</u> .,	H-L	15	5	300 300	600 600	1	
	H-L	15	10	130	260		
		5	10	100	200		
Minh Innered	L-H	5	15	80	160		
High Impedance to		10	15	40	80		
Output Low, tpZL		10	5	200	400	ns	
	H-L	15	5	200	400		
	ra de la compansión de la	15	10	40	80		
	選灣之	• 25	× 10	50	100		
	L-H	·4.5	115	40	80		
Transition Time, 174L, 17LH		10.	15	40	80	ns	
Fig. 1.	J. 4- 127	10 🐗	5	100	200	113	
	H-L	15	5	100	200		
		15	10	50	100		
Input Capacitance, C1		Any	Input	5	7.5	ρF	




Fig.8 — Typical low-to-high propagation delay time as a function of load capacitance.




Fig.9 — Typical input switching as a function of high-level supply voltage.




Fig. 10 — High-level supply voltage vs.




Fig.11 — Typical dynamic power dissipation as a function of input frequency.

CD40109B Types

查询"CD40109B-MIL"供应商

TEST CIRCUITS




Fig. 12 - Output enable delay times test circuit and waveforms.




Fig. 13 - Quiescent device current.




Fig. 14 - Input voltage.




Fig. 15 - input current.






Fig. 16 - Dynamic power dissipation test circuit.



CD40109B TERMINAL ASSIGNMENT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



Dimensions and pad layout for CD401098H.

11-Jan-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40109BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40109BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40109BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
CD40109BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
CD40109BK3	OBSOLETE	CFP	WR	16		TBD	Call TI	Call TI
CD40109BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



PACKAGE OPTION ADDENDUM

查询"CD40109B-MIL"供应商

11-Jan-2010

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40109BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40109BPWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40109BNSR	SO	NS	16	2000	346.0	346.0	33.0
CD40109BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps