
查询**\*\$\\\*/**\$4**90**7165A-FP"供应商

SCLS694-JANUARY 2006

### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication
     Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>nd</sub> of 10.5 ns at 5 V
- Supports Mixed-Mode Voltage Operation on All Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



#### **DESCRIPTION**

The SN74LV165A-EP is a parallel-load, 8-bit shift register designed for 2-V to 5.5-V V<sub>CC</sub> operation.

When the device is clocked, data is shifted toward the serial output Q<sub>H</sub>. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74LV165A-EP features a clock-inhibit function and a complemented serial output, Q<sub>H</sub>.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is held low, independently of the levels of CLK, CLK INH, or SER.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	TSSOP – PW	Reel of 2000	SN74LV165AMPWREP	LV165EP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



df.dzsc.com


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### **FUNCTION TABLE**

	INPUTS		OPERATION
SH/LD	CLK	CLK INH	OPERATION
L	Х	X	Parallel load
Н	Н	X	$Q_0$
Н	X	Н	$Q_0$
Н	L	1	Shift
Н	$\uparrow$	L	Shift

## **LOGIC DIAGRAM (POSITIVE LOGIC)**





# SN74LV165A-EP PARALLEL-LOAD 8-BIT SHIFT REGISTER

scasia "SANDARY 2005 A-EP"供应商



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range (2)			7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)			7	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	$V_{CC} + 0.5$	V
$I_{IK}$	Input clamp current	V <sub>1</sub> < 0		-20	mA
$I_{OK}$	Output clamp current	V <sub>O</sub> < 0		-50	mA
$I_{O}$	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
$\theta_{JA}$	Package thermal impedance (4)			108	°C/W
T <sub>stg</sub>	Storage temperature range			150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
.,	High level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V	
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$			
		V <sub>CC</sub> = 2 V		0.5		
.,	Low level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
$V_{IL}$	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	$V_{CC}$	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
	High level output ourrent	$V_{CC}$ = 2.3 V to 2.7 V		-2		
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		
		V <sub>CC</sub> = 2 V		50	μΑ	
	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100 20		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$				
T <sub>A</sub>	Operating free-air temperature		-55	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCLS694-JANUARY 2006

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT			
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	V <sub>CC</sub> - 0.1						
\/	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V			
V <sub>OH</sub>	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V			
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8						
	$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1				
\/	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V			
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44	V			
	I <sub>OL</sub> = 12 mA	4.5 V			0.55				
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μΑ			
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ			
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5	μΑ			
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		1.7		pF			

## **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25	T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C MIN MAX	MAX	UNIT
			MIN	MAX	IVIIIN	IVIAA	UNII	
	Pulse duration	CLK high or low	8.5		9			
t <sub>w</sub>	- Fuise duration	SH/LD low	11		13		ns	
		SH/LD high before CLK↑	7		8.5			
	Catur time	SER before CLK↑	8.5		9.5			
t <sub>su</sub>	Setup time	CLK INH before CLK↑	7		7		ns	
		Data before SH/LD↑	11.5		12			
		SER data after CLK↑	-1		0			
t <sub>h</sub>	Hold time	Parallel data after SH/LD↑	0		0.5		ns	
		SH/LD high after CLK↑	0		0			

### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C	MIN	MAX	UNIT
			MIN MA	X	WAX	UNIT
	Pulse duration	CLK high or low	6	7		
t <sub>w</sub> Pulse duration	SH/LD low	7.5	9		ns	
		SH/ <del>LD</del> high before CLK↑	5	6		
	Setup time	SER before CLK↑	5	6		ns
t <sub>su</sub>	Setup time	CLK INH before CLK↑	5	5		115
		Data before SH/LD↑	7.5	8.5		
		SER data after CLK↑	0	0		
t <sub>h</sub>	t <sub>h</sub> Hold time	Parallel data after SH/LD↑	0.5	0.5		ns
		SH/LD high after CLK↑	0	0		

# SN74LV165A-EP PARALLEL-LOAD 8-BIT SHIFT REGISTER





### **Timing Requirements**

over recommended operating free-air temperature range,  $V_{\text{CC}}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		MIN MAX		UNIT
			MIN	MAX	IVIIN	WAX	UNII
	Pulse duration	CLK high or low	4		6.5		
ı <sub>w</sub>	t <sub>w</sub> Pulse duration	SH/LD low	5		6.5		ns
		SH/ <del>LD</del> high before CLK↑	4		4		
	Cotup timo	SER before CLK↑	4		4		20
t <sub>su</sub>	Setup time	CLK INH before CLK↑	3.5		4.5		ns
		Data before SH/LD↑	5		5		
		SER data after CLK↑	0.5		0.5		
t <sub>h</sub>	Hold time	Parallel data after SH/LD↑	SH/ <u>LD</u> ↑ 1 1		ns		
		SH/LD high after CLK↑	0.5		0.5		

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN MAX	UNIT	
PARAMETER				MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f <sub>max</sub>			C <sub>L</sub> = 50 pF	40	65		35		MHz
	CLK				15.3	23.3	1	26	
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	$C_{L} = 50 \text{ pF}$	·	16.1	25.1	1	28	ns
ρα	Н				15.9	25.3	1	28	

## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN M	MAX	UNIT
				MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f <sub>max</sub>			C <sub>L</sub> = 50 pF	60	90		50		MHz
	CLK		10.9	14.9	1	16.9			
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	$C_{L} = 50 \text{ pF}$	·	11.3	19.3	1	22	ns
,	Н			<del></del> ,	11.1	17.6	1	20	

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	-	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN MAX	UNIT	
				MIN	TYP	MAX	IVIIIA	IVIAA	UNII
f <sub>max</sub>			$C_{L} = 50 \text{ pF}$	75	85		75		MHz
	CLK			·	7.7	11.9	1	13.5	
t <sub>pd</sub>	SH/LD	$Q_H$ or $\overline{Q}_H$	$C_{L} = 50 \text{ pF}$		7.7	11.9	1	13.5	ns
	Н				7.6	11	1	12.5	

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
C <sub>pd</sub>	Dower discipation conscitones	$C_1 = 50 \text{ pF.}$ $f = 10 \text{ MHz}$	3.3 V	36.1	pF
	Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	5 V	37.5	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms



18-Sep-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV165AMPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06603-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV165A-EP:

Catalog: SN74LV165A

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product



查询"SN74LV165A-EP"供应商

30-Jul-2010

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165AMPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





**查询"\$N74LV165A-EP"供应商** 

30-Jul-2010




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV165AMPWREP	TSSOP	PW	16	2000	346.0	346.0	29.0

### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 查询"SN74LV165A-EP"供应商

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications		
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers		
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps		
Interface	interface.ti.com	Energy	www.ti.com/energy		
Logic	logic.ti.com	Industrial	www.ti.com/industrial		
Power Mgmt	power.ti.com	Medical	www.ti.com/medical		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense		
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless-apps		