



General Description

The MAX8792 pulse-width modulation (PWM) controller provides high efficiency, excellent transient response, and high DC-output accuracy needed for stepping down high-voltage batteries to generate low-voltage core or chipset/RAM bias supplies in notebook computers. The output voltage can be dynamically controlled using the dynamic REFIN, which supports input voltages between 0 to 2V. The REFIN adjustability combined with a resistive voltage-divider on the feedback input allows the MAX8792 to be configured for any output voltage between 0 to 0.9 V_{IN}.

Maxim's proprietary Quick-PWM™ quick-response, constant-on-time PWM control scheme handles wide input/output voltage ratios (low-duty-cycle applications) with ease and provides 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency. Strong drivers allow the MAX8792 to efficiently drive large synchronous-rectifier MOSFETs.

The controller senses the current across the synchronous rectifier to achieve a low-cost and highly efficient valley current-limit protection. The adjustable currentlimit threshold provides a high degree of flexibility, allowing thermally compensated protection using an NTC or foldback current-limit protection using a voltage-divider derived from the output.

The MAX8792 includes a voltage-controlled soft-start and soft-shutdown in order to limit the input surge current, provide a monotonic power-up (even into a precharged output), and provide a predictable powerup time. The controller also includes output fault protection—undervoltage and overvoltage protection—as well as thermal-fault protection.

The MAX8792 is available in a tiny 14-pin, 3mm x 3mm TDFN package. For space-constrained applications, refer to the MAX17016 single step-down with 10A, 26V internal MOSFETs available in a small 40-pin, 6mm x 6mm TQFN package.

Applications

Notebook Computers I/O and Chipset Supplies **GPU Core Supply** DDR Memory—VDDQ or VTT Point-of-Load Applications Step-Down Power Supply

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

Features

- ♦ Quick-PWM with Fast Transient Response
- **♦** Supports Any Output Capacitor No Compensation Required with Polymers/Tantalum Stable with Ceramic Output Capacitors Using **External Compensation**
- ♦ Precision 2V ±10mV Reference
- **♦ Dynamically Adjustable Output Voltage** (0 to 0.9 V_{IN} Range)

Feedback Input Regulates to 0 to 2V REFIN Voltage

0.5% VOUT Accuracy Over Line and Load

- ♦ 26V Maximum Input Voltage Rating
- **♦** Adjustable Valley Current-Limit Protection Thermal Compensation with NTC **Supports Foldback Current Limit**
- ♦ Resistively Programmable Switching Frequency
- **♦ Overvoltage Protection**
- ◆ Undervoltage/Thermal Protection
- ♦ Voltage Soft-Start and Soft-Shutdown
- ♦ Monotonic Power-Up with Precharged Output
- ♦ Power-Good Window Comparator


Ordering Information

PART	PIN-PACKAGE	PKG CODE	TOP MARK
MAX8792ETD+T	14 TDFN-EP* 3mm x 3mm	T1433-1	ADC

Note: This device is specified over the -40°C to +80°C operating temperature range.

+Denotes a lead-free package.

Pin Configuration



ABSOLUTE MAXIMUM RATINGS

TON to GND	0.3V to +28V
V _{DD} to GND	0.3V to +6V
V _{CC} to GND	0.3V to $(V_{DD} + 0.3V)$
EN, SKIP, PGOOD to GND	0.3V to +6V
REF, REFIN to GND	0.3V to (V _{CC} + 0.3V)
ILIM, FB to GND	0.3V to (V _{CC} + 0.3V)
DL to GND	0.3V to (V _{DD} + 0.3V)
BST to GND	(V _{DD} - 0.3V) to +34V
BST to LX	0.3V to +6V
BST to V _{DD}	0.3V to +28V

DH to LXREF Short Circuit to GNDContinuous Power Dissipation (T _A = +70°	Continuous
14-Pin 3mm x 3mm TDFN	
(derated 24.4mW/°C above +70°C)1951mW
Operating Temperature Range (extended	í)40°C to +85°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $V_{IN} = 12V$, $V_{DD} = V_{CC} = V_{EN} = 5V$, REFIN = ILIM = REF, $\overline{SKIP} = GND$. $T_A = 0^{\circ}C$ to +85°C, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
PWM CONTROLLER							•
Input Voltage Range	VIN			2		26	V
Quiescent Supply Current (VDD)	IDD + ICC	FB forced above	REFIN		0.7	1.2	mA
Shutdown Supply Current (V _{DD})	ISHDN	EN = GND, T _A =	+25°C		0.1	2	μΑ
V _{DD} -to-V _{CC} Resistance	Rcc				20		Ω
		$V_{IN} = 12V$,	$R_{TON} = 97.5 k\Omega (600 kHz)$	118	139	160	
On-Time	ton	$V_{FB} = 1.0V$	$R_{TON} = 200k\Omega$ (300kHz)	250	278	306	ns
		(Note 3)	$R_{TON} = 302.5k\Omega$ (200kHz)	354	417	480	
Minimum Off-Time	toff(MIN)	(Note 3)			200	300	ns
TON Shutdown Supply Current		EN = GND, V _{TON} = 26V, V _{CC} = 0V or 5V, T _A = +25°C			0.01	1	μΑ
REFIN Voltage Range	V _{REFIN}	(Note 2)		0		V _{REF}	V
FB Voltage Range	V _{FB}	(Note 2)		0		V _{REF}	V
	V _{FB}	V _{REFIN} = 0.5V,	$T_A = +25^{\circ}C$	0.495	0.5	0.505	
FB Voltage Accuracy		measured at FB, $V_{IN} = 2V \text{ to } 26V,$ $\overline{SKIP} = V_{DD}$	T _A = 0°C to +85°C	0.493		0.507	V
. 2 vollage / local ac /		V _{REFIN} = 1.0V	T _A = +25°C	0.995	1.0	1.005	
			$T_A = 0$ °C to +85°C	0.993		1.007	
		V _{REFIN} = 2.0V	$T_A = 0$ °C to +85°C	1.990	2.0	2.010	
FB Input Bias Current	I _{FB}	$V_{FB} = 0.5V \text{ to } 2.0$	$OV, T_A = +25^{\circ}C$	-0.1		+0.1	μΑ
Load-Regulation Error		$I_{LOAD} = 0$ to 3A,	$\overline{\text{SKIP}} = V_{\text{DD}}$		0.1		%
Line-Regulation Error		V _{CC} = 4.5V to 5.5V, V _{IN} = 4.5V to 26V			0.25		%
Soft-Start/-Stop Slew Rate	tss	Rising/falling edge on EN			1		mV/μs
Dynamic REFIN Slew Rate	tDYN	Rising edge on REFIN			8		mV/μs
REFERENCE							
Reference Voltage	Voce	$V_{CC} = 4.5V$	No load	1.990	2.00	2.010	V
Therefore voltage	V _{REF}	to 5.5V	$I_{REF} = -10\mu A \text{ to } +50\mu A$	1.98		2.02	V

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN} = 5V, REFIN = ILIM = REF, \overline{SKIP} = GND. T_A = 0° C to +85°C, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
FAULT DETECTION	•					•	
Output Overvoltage-Protection	0.145	With respect to the internal target voltage (error comparator threshold); rising edge; hysteresis = 50mV	250	300	350	mV	
Trip Threshold	OVP	Dynamic transition		V _{REF} + 0.30		V	
		Minimum OVP threshold		0.7			
Output Overvoltage Fault-Propagation Delay	tovp	FB forced 25mV above trip threshold		5		μs	
Output Undervoltage-Protection Trip Threshold	UVP	With respect to the internal target voltage (error comparator threshold) falling edge; hysteresis = 50mV	-240	-200	-160	mV	
Output Undervoltage Fault-Propagation Delay	tuvp	FB forced 25mV below trip threshold	100	200	350	μs	
		UVP falling edge, 25mV overdrive	5				
PGOOD Propagation Delay	tpgood	OVP rising edge, 25mV overdrive		5		μs	
		Startup delay	100	200	350		
PGOOD Output-Low Voltage		ISINK = 3mA			0.4	V	
PGOOD Leakage Current	IPGOOD	FB = REFIN (PGOOD high impedance), PGOOD forced to 5V, T _A = +25°C			1	μΑ	
Dynamic REFIN Transition Fault Blanking Threshold		Fault blanking initiated; REFIN deviation from the internal target voltage (error comparator threshold); hysteresis = 10mV		±50		mV	
Thermal-Shutdown Threshold	T _{SHDN}	Hysteresis = 15°C		160		°C	
V _{CC} Undervoltage Lockout Threshold	Vuvlo(vcc)	Rising edge, PWM disabled below this level; hysteresis = 100mV	3.95	4.2	4.45	V	
CURRENT LIMIT							
ILIM Input Range			0.4		V_{REF}	V	
Current-Limit Threshold	VILIMIT	V _{ILIM} = 0.4V	18	20	22	mV	
Current-Limit mieshold	V ILIMIII	ILIM = REF (2.0V)	92	100	108	1117	
Current-Limit Threshold (Negative)	VINEG	V _{ILIM} = 0.4V		-24		mV	
Current-Limit Threshold (Zero Crossing)	V _Z X	V _{ILIM} = 0.4V, V _{GND} - V _{LX} , SKIP = GND or open		1		mV	
Ultrasonic Frequency		SKIP = open (3.3V); V _{FB} = V _{REFIN} + 50mV	18	30		kHz	
Ultrasonic Current-Limit Threshold		SKIP = open (3.3V); VFB = VREFIN + 50mV		35		mV	

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN} = 5V, REFIN = ILIM = REF, \overline{SKIP} = GND. T_A = **0°C to +85°C**, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
GATE DRIVERS								
DH Gate Driver On-Resistance	Power	BST - LX forced to 5V	Low state (pulldown)		1.2	3.5	Ω	
Dh Gate Driver Off-hesistarice	Ron(dh)	P21 - FY lorged to 24	High state (pullup)		1.2	3.5	22	
DL Gate Driver On-Resistance	PON(DL)	High state (pullup)			1.7	4	Ω	
DE Gate Driver On-nesistance	Ron(dl)	Low state (pulldown)			0.9	2	22	
DH Gate Driver Source/ Sink Current	IDH	DH forced to 2.5V, BS	T - LX forced to 5V		1.5		А	
DL Gate Driver Source Current	IDL(SOURCE)	DL forced to 2.5V			1		Α	
DL Gate Driver Sink Current	I _{DL} (SINK)	DL forced to 2.5V			2.4		А	
Driver Propagation Delay		DH low to DL high		10	25			
Driver Propagation Delay	DL low to DH high		15	35		ns		
DL Transition Time		DL falling, $C_{DL} = 3nF$ DL rising, $C_{DL} = 3nF$			20		ns	
DE Transition fille					20			
DH Transition Time		DH falling, C _{DH} = 3nF			20		ns	
Di i i ansition nine		DH rising, $C_{DH} = 3nF$			20		115	
Internal BST Switch On-Resistance	R _{BST}	$I_{BST} = 10mA, V_{DD} = 5$	V		4	7	Ω	
INPUTS AND OUTPUTS								
EN Logic-Input Threshold	V _{EN}	EN rising edge, hyster	esis = 450mV (typ)	1.20	1.7	2.20	V	
EN Logic-Input Current	I _{EN}	EN forced to GND or V	T_{DD} , $T_{A} = +25^{\circ}C$	-0.5		+0.5	μΑ	
		High (5V V _{DD})		V _{CC} - 0.4				
SKIP Quad-Level Input Logic	VSKIP	Mid (3.3V)		3.0		3.6	3.6 V	
Levels		Ref (2.0V)		1.7		2.3		
		Low (GND)				0.4		
SKIP Logic-Input Current	ISKIP	SKIP forced to GND to	V _{DD}	-2		+2	μΑ	

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN} = 5V, REFIN = ILIM = REF, \overline{SKIP} = GND. T_A = **-40°C to +85°C**, unless otherwise specified.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	MAX	UNITS		
PWM CONTROLLER								
Input Voltage Range	VIN			2	26	V		
Quiescent Supply Current (VDD)	IDD + ICC	FB forced above REFIN			1.2	mA		
		V _{IN} = 12V	$R_{TON} = 97.5k\Omega (600kHz)$	115	163			
On-Time	ton	$V_{FB} = 1.0V$	$R_{TON} = 200k\Omega (300kHz)$	250	306	ns		
		(Note 3)	$R_{TON} = 302.5 k\Omega (200 kHz)$	348	486			

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN} = 5V, REFIN = ILIM = REF, \overline{SKIP} = GND. T_A = **-40°C to +85°C**, unless otherwise specified.) (Note 1)

PARAMETER	SYMBOL	С	ONDITIONS	MIN	MAX	UNITS
Minimum Off-Time	toff(MIN)	(Note 3)			350	ns
REFIN Voltage Range	VREFIN	(Note 2)	(Note 2)		V _{REF}	V
FB Voltage Range	V _{FB}	(Note 2)		0	V _{REF}	V
		Measured at FB.	VREFIN = 0.5V	0.49	0.51	
FB Voltage Accuracy	V _{FB}	$V_{IN} = 2V \text{ to } 26V,$	V _{REFIN} = 1.0V	0.99	1.01	V
		$\overline{SKIP} = V_{DD}$	V _{REFIN} = 2.0V	1.985	2.015	
REFERENCE						
Reference Voltage	V _{REF}	$V_{DD} = 4.5V \text{ to } 5.5$	5V	1.985	2.015	V
FAULT DETECTION				•		
Output Overvoltage-Protection Trip Threshold	OVP	·	ne internal target voltage or threshold) rising edge; ov	250	350	mV
Output Undervoltage-Protection Trip Threshold	UVP	With respect to the internal target voltage (error comparator threshold); falling edge; hysteresis = 50mV		-240	-160	mV
Output Undervoltage Fault-Propagation Delay	tuvp	FB forced 25mV below trip threshold		80	400	μs
PGOOD Output Low Voltage		I _{SINK} = 3mA			0.4	V
V _{CC} Undervoltage Lockout Threshold	V _{UVLO(VCC)}	Rising edge, PWI hysteresis = 100	M disabled below this level, mV	3.95	4.45	V
CURRENT LIMIT						•
ILIM Input Range				0.4	V _{REF}	V
Current-Limit Threshold	\/	VILIM = 0.4V		17	23	\/
Current-Limit Trireshold	VILIMIT	ILIM = REF (2.0V	()	90	110	mV
Ultrasonic Frequency		SKIP = open (3.3V), V _{FB} = V _{REFIN} + 50mV		17		kHz
GATE DRIVERS						
DH Gate Driver On-Resistance	R _{ON(DH)}	BST - LX forced	Low state (pulldown)		3.5	Ω
2	· (ON(DIT)	to 5V	High state (pullup)		3.5	
DL Gate Driver On-Resistance	R _{ON(DL)}	High state (pullu	p)		4	Ω
DE Gate Driver On Hesistance	(ION(DL)	,,	Low state (pulldown)		2	22
Internal BST Switch On-Resistance	R _{BST}	$I_{BST} = 10 \text{mA}, V_{D}$	D = 5V		7	Ω

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN} = 5V, REFIN = ILIM = REF, \overline{SKIP} = GND. T_A = **-40°C to +85°C**, unless otherwise specified.) (Note 1)

PARAMETER	SYMBOL	BOL CONDITIONS		MAX	UNITS
INPUTS AND OUTPUTS					
EN Logic-Input Threshold	V _{EN}	EN rising edge hysteresis = 450mV (typ)	1.20	2.20	V
		High (5V V _{DD})	V _{CC} - 0.4		
SKIP Quad-Level Input Logic Levels	VSKIP	Mid (3.3V)	3.0	3.6	V
		Ref (2.0V)	1.7	2.3	
		Low (GND)		0.4	


Note 1: Limits are 100% production tested at T_A = +25°C. Maximum and minimum limits over temperature are guaranteed by design and characterization.


Note 2: The 0 to 0.5V range is guaranteed by design, not production tested.


Note 3: On-time and off-time specifications are measured from 50% point to 50% point at the DH pin with LX = GND, V_{BST} = 5V, and a 250pF capacitor connected from DH to LX. Actual in-circuit times can differ due to MOSFET switching speeds.

Typical Operating Characteristics

(MAX8792 Circuit of Figure 1, $V_{IN} = 12V$, $V_{DD} = 5V$, $\overline{SKIP} = GND$, $R_{TON} = 200k\Omega$, $T_A = +25^{\circ}C$, unless otherwise noted.)









Typical Operating Characteristics (continued)

(MAX8792 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = 5V, \overline{SKIP} = GND, R_{TON} = 200k Ω , T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX8792 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = 5V, \overline{SKIP} = GND, R_{TON} = 200k Ω , T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX8792 Circuit of Figure 1, V_{IN} = 12V, V_{DD} = 5V, \overline{SKIP} = GND, R_{TON} = 200k Ω , T_A = +25°C, unless otherwise noted.)







D. LX, 10V/div



Pin Description

DIN	NAME	EUNICTION EUNICE EUNIC EUNI
PIN	NAME	FUNCTION Chatalana Control locate Control to Various and a section Dall 5N locate discontinuous del control de control d
1	EN	Shutdown Control Input. Connect to V_{DD} for normal operation. Pull EN low to place the controller into its $2\mu A$ shutdown state. When disabled, the MAX8792 slowly ramps down the target/output voltage to ground and after the target voltage reaches 0.1V, the controller forces both DH and DL low and enters the low-power shutdown state. Toggle EN to clear the fault-protection latch.
2	V _{DD}	Supply Voltage Input for the DL Gate Driver. Connect to the system supply voltage (+4.5V to +5.5V). Bypass V_{DD} to power ground with a 1 μ F or greater ceramic capacitor.
3	DL	Low-Side Gate Driver. DL swings from GND to V _{DD} . The controller pulls DL high when an output overvoltage fault is detected, overriding any negative current-limit condition that may be present. The MAX8792 forces DL low during V _{CC} UVLO and REFOK lockout conditions.
4	LX	Inductor Connection. Connect LX to the switched side of the inductor as shown in Figure 1.
5	DH	High-Side Gate Driver. DH swings from LX to BST. The MAX8792 pulls DH low whenever the controller is disabled.
6	BST	Boost Flying-Capacitor Connection. Connect to an external 0.1µF 6V capacitor as shown in Figure 1. The MAX8792 contains an internal boost switch/diode (see Figure 2).
		Switching Frequency-Setting Input. An external resistor between the input power source and TON sets the switching period (T _{SW} = 1 / f _{SW}) according to the following equation:
7	TON	$T_{SW} = C_{TON}(R_{TON} + 6.5k\Omega)\left(\frac{V_{FB}}{V_{OUT}}\right)$
		where C _{TON} = 16.26pF and V _{FB} = V _{REFIN} under normal operating conditions. If the TON current drops below 10µA, the MAX8792 shuts down, and enters a high-impedance state. TON is high impedance in shutdown.
8	FB	Feedback Voltage-Sense Connection. Connect directly to the positive terminal of the output capacitors for output voltages less than 2V as shown in Figure 1. For fixed-output voltages greater than 2V, connect REFIN to REF and use a resistive divider to set the output voltage (Figure 4). FB senses the output voltage to determine the on-time for the high-side switching MOSFET.
9	ILIM	Current-Limit Threshold Adjustment. The current-limit threshold is 0.05 times (1/20) the voltage at ILIM. Connect ILIM to a resistive divider (from REF) to set the current-limit threshold between 20mV and 100mV (with 0.4V to 2V at ILIM).
10	REFIN	External Reference Input. REFIN sets the feedback regulation voltage (VFB = VREFIN) of the MAX8792 using the resistor-divider connected between REF and GND. The MAX8792 includes an internal window comparator to detect REFIN voltage transitions, allowing the controller to blank PGOOD and the fault protection.
11	REF	2V Reference Voltage. Bypass to analog ground using a 470pF to 10nF ceramic capacitor. The reference can source up to 50μA for external loads.
12	SKIP	Pulse-Skipping Control Input. This four-level input determines the mode of operation under normal steady-state conditions and dynamic output-voltage transitions. VDD (5V) = forced-PWM operation. REF (2V) = pulse-skipping mode with forced-PWM during transitions. Open (3.3V)= ultrasonic mode (without forced-PWM during transitions). GND = pulse-skipping mode (without forced-PWM during transitions).
13	Vcc	5V Analog Supply Voltage. Internally connected to V_{DD} through an internal 20Ω resistor. Bypass V_{CC} to analog ground using a $1\mu F$ ceramic capacitor.

Pin Description (continued)

PIN	NAME	FUNCTION
14	PGOOD	Open-Drain Power-Good Output. PGOOD is low when the output voltage is more than 200mV (typ) below or 300mV (typ) above the target voltage (V _{REFIN}), during soft-start and soft-shutdown. After the soft-start circuit has terminated, PGOOD becomes high impedance if the output is in regulation. PGOOD is blanked—forced high-impedance state—when a dynamic REFIN transition is detected.
EP (15)	GND	Ground/Exposed Pad. Internally connected to the controller's ground plane and substrate. Connect directly to ground.




Figure 1. MAX8792 Standard Application Circuit

Standard Application Circuits

The MAX8792 standard application circuit (Figure 1) generates a 1.5V or 1.05V output rail for general-purpose use

in a notebook computer. See Table 1 for component selections. Table 2 lists the component manufacturers.

Table 1. Component Selection for Standard Applications

COMPONENT	V _{OUT} = 1.5V/1.05V AT 10A	V _{OUT} = 3.3V AT 6A	V _{OUT} = 1.5V/1.05V AT 10A
	(Figure 1)	(Figure 4)	(Figure 7)
COMPONENT	$V_{IN} = 7V \text{ to } 20V$ TON = 200k Ω (300kHz)	$V_{IN} = 7V \text{ to } 20V$ TON = 332k Ω (300kHz)	$V_{IN} = 4V \text{ to } 12V$ $TON = 100k\Omega (600kHz)$
Input Capacitor	(2x) 10μF, 25V	(2x) 10μF, 25V	(2x) 10µF 25V
	Taiyo Yuden TMK432BJ106KM	Taiyo Yuden TMK432BJ106KM	Taiyo Yuden TMK432BJ106KM
Output Capacitor	(2x) 330 μ F, 6m Ω	(1x) 330μF, 18mΩ	(2x) 330μF, 7m Ω
	Panasonic EEFSX0D331XR	Sanyo 4TPE330MI	Nec-Tokin PSGD0E337M7
Inductor	1.0μH, 3.25m Ω	3.3μH, 14mΩ	0.68 μ H, 4.6m Ω
	Wurth 744 3552 100	NEC-Tokin MPLC1040L3R3	Coiltronics FP3-R68
High-Side MOSFET	Fairchild (1x) FDS8690 8.6m Ω /11.4m Ω (typ/max)	Siliconix (1x) Si4916DY	Fairchild (1x) FDS8690 8.6m Ω /11.4m Ω (typ/max)
Low-Side MOSFET	Fairchild (1x) FDS8670 4.2m Ω /5.0m Ω (typ/max)	$N_H = 18m\Omega/22m\Omega \text{ (typ/max)}$ $N_L = 15m\Omega/18m\Omega \text{ (typ/max)}$	Fairchild (1x) FDS8670 4.2m Ω /5.0m Ω (typ/max)

Table 2. Component Suppliers

MANUFACTURER	WEBSITE				
AVX	www.avxcorp.com				
BI Technologies	www.bitechnologies.com				
Central Semiconductor	www.centralsemi.com				
Coiltronics	www.cooperet.com				
Fairchild Semiconductor	www.fairchildsemi.com				
International Rectifier	www.irf.com				
Kemet	www.kemet.com				
NEC Tokin	www.nec-tokin.com				

MANUFACTURER	WEBSITE		
Panasonic	www.panasonic.com		
Pulse	www.pulseeng.com		
Renesas	www.renesas.com		
Sanyo	www.secc.co.jp		
Siliconix (Vishay)	www.vishay.com		
Sumida	www.sumida.com		
Taiyo Yuden	www.t-yuden.com		
TDK	www.component.tdk.com		
TOKO	www.tokoam.com		
Wurth	www.we-online.com		

Detailed Description

The MAX8792 step-down controller is ideal for the low-duty-cycle (high-input voltage to low-output voltage) applications required by notebook computers. Maxim's proprietary Quick-PWM pulse-width modulator in the MAX8792 is specifically designed for handling fast load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The Quick-PWM architecture circumvents the poor load-transient timing problems of fixed-frequency, current-mode PWMs while also avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time (regardless of input voltage) PFM control schemes.

+5V Bias Supply (Vcc/VDD)

The MAX8792 requires an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's main 95% efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V supply can be generated with an external linear regulator such as the MAX1615.

The 5V bias supply powers both the PWM controller and internal gate-drive power, so the maximum current drawn is determined by:

 $I_{BIAS} = I_{Q} + f_{SW}Q_{G} = 2mA \text{ to } 20mA \text{ (typ)}$

12 _______/N/XI/M

Free-Running Constant-On-Time PWM Controller with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixed-frequency, constant on-time, current-mode regulator with voltage feed-forward (Figure 2). This architecture

relies on the output filter capacitor's ESR to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to




Figure 2. MAX8792 Functional Block Diagram

input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (200ns typ). The on-time one-shot is triggered if the error comparator is low, the low-side switch current is below the valley current-limit threshold, and the minimum off-time one-shot has timed out.

On-Time One-Shot

The heart of the PWM core is the one-shot that sets the high-side switch on-time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to input and output voltage. The high-side switch on-time is inversely proportional to the input voltage as sensed by the TON input, and proportional to the feedback voltage as sensed by the FB input:

On-Time
$$(t_{ON}) = T_{SW} (V_{FB} / V_{IN})$$

where Tsw (switching period) is set by the resistance (R_{TON}) between TON and V_{IN}. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. Connect a resistor (R_{TON}) between TON and V_{IN} to set the switching period Tsw = 1/fsw:

$$T_{SW} = C_{TON} (R_{TON} + 6.5 k\Omega) \left(\frac{V_{FB}}{V_{OUT}} \right)$$

where $C_{TON}=16.26 pF.$ When used with unity-gain feedback (VOUT = VFB), a $96.75 k\Omega$ to $303.25 k\Omega$ corresponds to switching periods of 167 ns (600 kHz) to 500 ns (200kHz), respectively. High-frequency (600 kHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (200kHz) operation offers the best overall efficiency at the expense of component size and board space.

For continuous conduction operation, the actual switching frequency can be estimated by:

$$f_{SW} = \frac{V_{FB} + V_{DROP1}}{t_{ON}(V_{IN} + V_{DROP2})}$$

where V_{DROP1} is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board (PCB) resistances; V_{DROP2} is the sum of the resistances in the charging path, including the high-side switch, inductor, and PCB resistances; and t_{ON} is the on-time calculated by the MAX8792.

Power-Up Sequence (POR, UVLO)

The MAX8792 is enabled when EN is driven high and the 5V bias supply (V_{DD}) is present. The reference powers up first. Once the reference exceeds its UVLO threshold, the internal analog blocks are turned on and masked by a 50µs one-shot delay in order to allow the bias circuitry and analog blocks enough time to settle to their proper states. With the control circuitry reliably powered up, the PWM controller may begin switching.

Power-on reset (POR) occurs when V_{CC} rises above approximately 3V, resetting the fault latch and preparing the controller for operation. The V_{CC} UVLO circuitry inhibits switching until V_{CC} rises above 4.25V. The controller powers up the reference once the system enables the controller, V_{CC} exceeds 4.25V, and EN is driven high. With the reference in regulation, the controller ramps the output voltage to the target REFIN voltage with a 1mV/ μ s slew rate:

$$t_{START} = \frac{V_{FB}}{1mV/\mu s} = \frac{V_{FB}}{1V/ms}$$

The soft-start circuitry does not use a variable current limit, so full output current is available immediately. PGOOD becomes high impedance approximately 200µs after the target REFIN voltage has been reached. The MAX8792 automatically uses pulse-skipping mode during soft-start and uses forced-PWM mode during soft-shutdown, regardless of the SKIP configuration.

For automatic startup, the battery voltage should be present before V_{CC} . If the controller attempts to bring the output into regulation without the battery voltage present, the fault latch trips. The controller remains shut down until the fault latch is cleared by toggling EN or cycling the V_{CC} power supply below 0.5V.

If the V_{CC} voltage drops below 4.25V, the controller assumes that there is not enough supply voltage to make valid decisions. To protect the output from overvoltage faults, the controller shuts down immediately and forces a high-impedance output (DL and DH pulled low).

Shutdown

When the system pulls EN low, the MAX8792 enters low-power shutdown mode. PGOOD is pulled low immediately, and the output voltage ramps down with a 1mV/µs slew rate:

$$t_{SHDN} = \frac{V_{FB}}{1mV/\mu s} = \frac{V_{FB}}{1V/ms}$$

Slowly discharging the output capacitors by slewing the output over a long period of time (typically 0.5ms to 2ms) keeps the average negative inductor current low (damped response), thereby preventing the negative output-voltage excursion that occurs when the controller discharges the output quickly by permanently turning on the low-side MOSFET (underdamped response). This eliminates the need for the Schottky diode normally connected between the output and ground to clamp the negative output-voltage excursion. After the controller reaches the zero target, the MAX8792 shuts down completely—the drivers are disabled (DL and DH pulled low)—the reference turns off, and the supply currents drop to about 0.1µA (typ).

When a fault condition—output UVP or thermal shutdown—activates the shutdown sequence, the protection circuitry sets the fault latch to prevent the controller from restarting. To clear the fault latch and reactivate the controller, toggle EN or cycle VCC power below 0.5V.

The MAX8792 automatically uses pulse-skipping mode during soft-start and uses forced-PWM mode during soft-shutdown, regardless of the SKIP configuration.

Modes of Operation

Forced-PWM Mode (SKIP = V_{DD})

The low-noise, forced-PWM mode (SKIP = VDD) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gatedrive waveform to constantly be the complement of the high-side gate-drive waveform, so the inductor current reverses at light loads while DH maintains a duty factor of VOUT/VIN. The benefit of forced-PWM mode is to keep the switching frequency fairly constant. However, forced-PWM operation comes at a cost: the no-load 5V bias current remains between 10mA to 50mA, depending on the switching frequency.

The MAX8792 automatically always uses forced-PWM operation during shutdown, regardless of the SKIP configuration.

Automatic Pulse-Skipping Mode (SKIP = GND or 3.3V)

In skip mode (SKIP = GND or 3.3V), an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator threshold is set by the differential across LX to GND.

DC output-accuracy specifications refer to the threshold of the error comparator. When the inductor is in continuous conduction, the MAX8792 regulates the valley of the output ripple, so the actual DC output voltage

is higher than the trip level by 50% of the output ripple voltage. In discontinuous conduction ($\overline{SKIP} = GND$ and IOUT < ILOAD(SKIP)), the output voltage has a DC regulation level higher than the error-comparator threshold by approximately 1.5% due to slope compensation.

When SKIP is pulled to GND, the MAX8792 remains in pulse-skipping mode. Since the output is not able to sink current, the timing for negative dynamic output-voltage transitions depends on the load current and output capacitance. Letting the output voltage drift down is typically recommended in order to reduce the potential for audible noise since this eliminates the input current surge during negative output-voltage transitions.

Ultrasonic Mode (SKIP = Open = 3.3V)

Leaving SKIP unconnected activates a unique pulse-skipping mode with a minimum switching frequency of 18kHz. This ultrasonic pulse-skipping mode eliminates audio-frequency modulation that would otherwise be present when a lightly loaded controller automatically skips pulses. In ultrasonic mode, the controller automatically transitions to fixed-frequency PWM operation when the load reaches the same critical conduction point (ILOAD(SKIP)) that occurs when normally pulse skipping.

An ultrasonic pulse occurs when the controller detects that no switching has occurred within the last 33µs. Once triggered, the ultrasonic controller pulls DL high, turning on the low-side MOSFET to induce a negative inductor current (Figure 3). After the inductor current reaches the negative ultrasonic current threshold, the controller turns off the low-side MOSFET (DL pulled low)




Figure 3. Ultrasonic Waveform

and triggers a constant on-time (DH driven high). When the on-time has expired, the controller reenables the low-side MOSFET until the controller detects that the inductor current dropped below the zero-crossing threshold. Starting with a DL pulse greatly reduces the peak output voltage when compared to starting with a DH pulse.

The output voltage at the beginning of the ultrasonic pulse determines the negative ultrasonic current threshold, resulting in the following equation:

where V_{FB} > V_{REFIN} and R_{CS} is the current-sense resistance seen across GND to LX.

Valley Current-Limit Protection

The current-limit circuit employs a unique "valley" current-sensing algorithm that senses the inductor current through the low-side MOSFET. If the current through the low-side MOSFET exceeds the valley current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the valley current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input voltage. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance.

In forced-PWM mode, the MAX8792 also implements a negative current limit to prevent excessive reverse inductor currents when V_{OUT} is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit.

Integrated Output Voltage

The MAX8792 regulates the valley of the output ripple, so the actual DC output voltage is higher than the slope-compensated target by 50% of the output ripple voltage. Under steady-state conditions, the MAX8792's internal integrator corrects for this 50% output ripple-voltage error, resulting in an output voltage that is accurately defined by the following equation:

$$V_{FB} = V_{REFIN} + \left(\frac{V_{RIPPLE}}{A_{CCV}}\right)$$

where V_{REFIN} is the nominal feedback voltage, A_{CCV} is the integrator's gain, and V_{RIPPLE} is the feedback ripple voltage (V_{RIPPLE} = ESR x Δ I_{INDUCTOR} as described in the *Output Capacitor Selection* section). Therefore, the feedback-voltage accuracy specification provided in the *Electrical Characteristics* table actually refers to the integrated feedback threshold and primarily reflects the offset voltage of the integrator amplifier.

Dynamic Output Voltages

The MAX8792 regulates OUT to the voltage set at REFIN. By changing the voltage at REFIN (Figure 1), the MAX8792 can be used in applications that require dynamic output-voltage changes between two set points. For a step-voltage change at REFIN, the rate of change of the output voltage is limited either by the internal 8mV/µs slew-rate circuit or by the component selection—inductor current ramp, the total output capacitance, the current limit, and the load during the transition—whichever is slower. The total output capacitance determines how much current is needed to change the output voltage, while the inductor limits the current ramp rate. Additional load current slows down the output voltage change during a positive REFIN voltage change, and speeds up the output voltage change during a negative REFIN voltage change.




Figure 4. High Output-Voltage Application Using a Feedback Divider

Output Voltages Greater than 2V

Although REFIN is limited to a 0 to 2V range, the output-voltage range is unlimited since the MAX8792 utilizes a high-impedance feedback input (FB). By adding a resistive voltage-divider from the output to FB to analog ground (Figure 4), the MAX8792 supports output voltages above 2V. However, the controller also uses FB to determine the on-time, so the voltage-divider influences the actual switching frequency, as detailed in the *On-Time One-Shot* section.

Internal Integration

An integrator amplifier forces the DC average of the FB voltage to equal the target voltage. This internal amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 2), allowing accurate DC output-voltage regulation regardless of the compensated feedback ripple voltage and internal slope-compensation variation. The integrator amplifier has the ability to shift the output voltage by ±55mV (typ).

The MAX8792 disables the integrator by connecting the amplifier inputs together at the beginning of all downward REFIN transitions done in pulse-skipping mode. The integrator remains disabled until 20µs after the transition is completed (the internal target settles) and the output is in regulation (edge detected on the error comparator).

Power-Good Outputs (PGOOD) and Fault Protection

PGOOD is the open-drain output that continuously monitors the output voltage for undervoltage and overvoltage conditions. PGOOD is actively held low in shutdown (EN = GND), during soft-start, and soft-shutdown. Approximately 200µs (typ) after the soft-start terminates, PGOOD becomes high impedance as long as the feedback voltage is above the UVP threshold (REFIN - 200mV) and below the OVP threshold (REFIN + 300mV). PGOOD goes low if the feedback voltage drops 200mV below the target voltage (REFIN) or rises 300mV above the target voltage (REFIN), or the SMPS controller is shut down. For a logic-level PGOOD output




Figure 5. Power-Good and Fault Protection

voltage, connect an external pullup resistor between PGOOD and V_{DD} . A $100k\Omega$ pullup resistor works well in most applications. Figure 5 shows the power-good and fault-protection circuitry.

Overvoltage Protection (OVP)

When the internal feedback voltage rises 300mV above the target voltage and OVP is enabled, the OVP comparator immediately pulls DH low and forces DL high, pulls PGOOD low, sets the fault latch, and disables the SMPS controller. Toggle EN or cycle VCC power below the VCC POR to clear the fault latch and restart the controller.

Undervoltage Protection (UVP)

When the feedback voltage drops 200mV below the target voltage (REFIN), the controller immediately pulls PGOOD low and triggers a 200µs one-shot timer. If the feedback voltage remains below the undervoltage fault threshold for the entire 200µs, then the undervoltage fault latch is set and the SMPS begins the shutdown sequence. When the internal target voltage drops below 0.1V, the MAX8792 forces DL low. Toggle EN or cycle VCC power below VCC POR to clear the fault latch and restart the controller.

Thermal-Fault Protection (TSHDN)

The MAX8792 features a thermal fault-protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch, pulls PGOOD low, and shuts down the controller. Both DL and DH are pulled low. Toggle EN or cycle VCC power below VCC POR to reactivate the controller after the junction temperature cools by $15^{\circ}\mathrm{C}.$

MOSFET Gate Drivers

The DH and DL drivers are optimized for driving moderate-sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large V_{IN} - V_{OUT} differential exists. The high-side gate driver (DH) sources and sinks 1.5A, and the low-side gate driver (DL) sources 1.0A and sinks 2.4A. This ensures robust gate drive for high-current applications. The DH floating high-side MOSFET driver is powered by internal boost switch charge pumps at BST, while the DL synchronous-rectifier driver is powered directly by the 5V bias supply (V_{DD}).

Adaptive dead-time circuits monitor the DL and DH drivers and prevent either FET from turning on until the other is fully off. The adaptive driver dead time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency.

There must be a low-resistance, low-inductance path from the DL and DH drivers to the MOSFET gates for the adaptive dead-time circuits to work properly; otherwise, the sense circuitry in the MAX8792 interprets the MOSFET gates as "off" while charge actually remains. Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1 in from the driver).

The internal pulldown transistor that drives DL low is robust, with a 0.9Ω (typ) on-resistance. This helps prevent DL from being pulled up due to capacitive coupling from the drain to the gate of the low-side MOSFETs when the inductor node (LX) quickly switches from ground to VIN. Applications with high-input voltages and long inductive driver traces may require rising LX edges do not pull up the low-side MOSFETs' gate, causing shoot-through currents. The capacitive coupling between LX and DL created by the MOSFET's gate-to-drain capacitance (CRSS), gate-to-source capacitance (CISS - CRSS), and additional board parasitics should not exceed the following minimum threshold:

$$V_{GS(TH)} > V_{IN} \left(\frac{C_{RSS}}{C_{ISS}} \right)$$

Typically, adding a 4700pF between DL and power ground (C_{NL} in Figure 6), close to the low-side MOSFETs, greatly reduces coupling. Do not exceed 22nF of total gate capacitance to prevent excessive turn-off delays.

Alternatively, shoot-through currents can be caused by a combination of fast high-side MOSFETs and slow low-side MOSFETs. If the turn-off delay time of the low-side MOSFET is too long, the high-side MOSFETs can turn on before the low-side MOSFETs have actually turned off. Adding a resistor less than 5Ω in series with BST slows down the high-side MOSFET turn-on time, eliminating the shoot-through currents without degrading the turn-off time (RBST in Figure 6). Slowing down the high-side MOSFET also reduces the LX node rise time, thereby reducing EMI and high-frequency coupling responsible for switching noise.




Figure 6. Gate Drive Circuit

Quick-PWM Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input voltage range: The maximum value (V_{IN(MAX)}) must accommodate the worst-case input supply voltage allowed by the notebook's AC adapter voltage. The minimum value (V_{IN(MIN)}) must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- Maximum load current: There are two values to consider. The peak load current (I_{LOAD(MAX)}) determines the instantaneous component stresses and filtering requirements, and thus drives output

capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (I_{LOAD}) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components. Most notebook loads generally exhibit $I_{LOAD} = I_{LOAD(MAX)} \times 80\%$.

- **Switching frequency:** This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage due to MOSFET switching losses that are proportional to frequency and V_{IN}². The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- Inductor operating point: This choice provides trade-offs between size vs. efficiency and transient response vs. output noise. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output noise due to increased ripple current. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current.

Inductor Selection

The switching frequency and operating point (% ripple current or LIR) determine the inductor value as follows:

$$L = \left(\frac{V_{IN} - V_{OUT}}{f_{SWILOAD(MAX)LIR}}\right) \left(\frac{V_{OUT}}{V_{IN}}\right)$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$IPEAK = ILOAD(MAX) + \frac{\Delta IL}{2}$$

Transient Response

The inductor ripple current impacts transient-response performance, especially at low $V_{\mbox{\footnotesize{IN}}}$ - $V_{\mbox{\footnotesize{OUT}}}$ differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The amount of output sag is also a function of the maximum duty factor,

which can be calculated from the on-time and minimum off-time. The worst-case output sag voltage can be determined by:

$$V_{SAG} = \frac{L\left(\Delta I_{LOAD(MAX)}\right)^{2} \left[\left(\frac{V_{OUT}T_{SW}}{V_{IN}}\right) + t_{OFF(MIN)}\right]}{2C_{OUT}V_{OUT}\left[\left(\frac{\left(V_{IN} - V_{OUT}\right)T_{SW}}{V_{IN}}\right) - t_{OFF(MIN)}\right]}$$

where toff(MIN) is the minimum off-time (see the *Electrical Characteristics* table).

The amount of overshoot due to stored inductor energy when the load is removed can be calculated as:

$$V_{SOAR} \approx \frac{\left(\Delta I_{LOAD(MAX)}\right)^{2} L}{2C_{OUT}V_{OUT}}$$

Setting the Valley Current Limit

The minimum current-limit threshold must be high enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at I_{LOAD(MAX)} minus half the inductor ripple current (ΔIL); therefore:

$$I_{LIMIT(LOW)} > I_{LOAD(MAX)} - \frac{\Delta I_{L}}{2}$$

where I_{LIMIT(LOW)} equals the minimum current-limit threshold voltage divided by the low-side MOSFETs on-reistance (R_{DS(ON)}).

The valley current-limit threshold is precisely 1/20 the voltage seen at ILIM. Connect a resistive divider from REF to ILIM to analog ground (GND) in order to set a fixed valley current-limit threshold. The external 400mV to 2V adjustment range corresponds to a 20mV to 100mV valley current-limit threshold. When adjusting the current-limit threshold, use 1% tolerance resistors and a divider current of approximately $5\mu A$ to $10\mu A$ to prevent significant inaccuracy in the valley current-limit tolerance.

The MAX8792 uses the low-side MOSFET's on-resistance as the current-sense element (RSENSE = RDS(ON)). Therefore, special attention must be made to the tolerance and thermal variation of the on-resistance. Use the worst-case maximum value for RDS(ON) from the MOSFET data sheet, and add some margin for the rise in RDS(ON) with temperature. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise, which must be included in the design margin unless the design includes an NTC thermistor in the ILIM resistive voltage-divider to thermally compensate the current-limit threshold.

NIXIN

Foldback Current Limit

Including an additional resistor between ILIM and the output automatically creates a current-limit threshold that folds back as the output voltage drops (see Figure 7). The foldback current limit helps limit the inductor current under fault conditions, but must be carefully designed in order to provide reliable performance under normal conditions. The current-limit threshold must not be set too low, or the controller will not reliably power up. To ensure the controller powers up properly, the minimum current-limit threshold (when $V_{\text{OUT}} = 0V$) must always be greater than the maximum load during startup (which at least consists of leakage currents), plus the maximum current required to charge the output capacitors:

Output Capacitor Selection

The output filter capacitor must have low enough effective series resistance (ESR) to meet output ripple and load-transient requirements. Additionally, the ESR impacts stability requirements. Capacitors with a high ESR value (polymers/tantalums) will not need additional external compensation components.

In core and chipset converters and other applications where the output is subject to large load transients, the output capacitor's size typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$(R_{ESR} + R_{PCB}) \le \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$

In low-power applications, the output capacitor's size often depends on how much ESR is needed to maintain an acceptable level of output ripple voltage. The output ripple voltage of a step-down controller equals the total inductor ripple current multiplied by the output capacitor's ESR. The maximum ESR to meet ripple requirements is:

$$\mathsf{RESR} \leq \left\lceil \frac{\mathsf{V_{IN}} \, \mathsf{f_{SW}} \, \mathsf{L}}{\left(\mathsf{V_{IN}} - \mathsf{V_{OUT}}\right) \mathsf{V_{OUT}}} \right\rceil \mathsf{V_{RIPPLE}}$$

where fsw is the switching frequency.




Figure 7. Standard Application with Foldback Current-Limit Protection

With most chemistries (polymer, tantalum, aluminum electrolytic), the actual capacitance value required relates to the physical size needed to achieve low ESR and the chemistry limits of the selected capacitor technology. Ceramic capacitors provide low ESR, but the capacitance and voltage rating (after derating) are determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the VSAG and VSOAR equations in the *Transient Response* section). Thus, the output capacitor selection requires carefully balancing capacitor chemistry limitations (capacitance vs. ESR vs. voltage rating) and cost.

Output Capacitor Stability Considerations

For Quick-PWM controllers, stability is determined by the in-phase feedback ripple relative to the switching frequency, which is typically dominated by the output ESR. The boundary of instability is given by the following equation:

$$\frac{f_{SW}}{\pi} \ge \frac{1}{2\pi R_{EFF}C_{OUT}}$$
Refe = Resr + Rpcb + Rcomp

where C_{OUT} is the total output capacitance, R_{ESR} is the total equivalent-series resistance of the output capacitors, R_{PCB} is the parasitic board resistance between the output capacitors and feedback sense point, and R_{COMP} is the effective resistance of the DC- or AC-coupled current-sense compensation (see Figure 10).

For a standard 300kHz application, the effective zero frequency must be well below 95kHz, preferably below 50kHz. With these frequency requirements, standard tantalum and polymer capacitors already commonly used have typical ESR zero frequencies below 50kHz, allowing the stability requirements to be achieved without any additional current-sense compensation. In the standard application circuit (Figure 1), the ESR needed to support a 15mVp-p ripple is 15mV / (10A x 0.3) = 5m Ω . Two 330 μ F, 9m Ω polymer capacitors in parallel provide 4.5m Ω (max) ESR and 1 / (2π x 330 μ F x 9m Ω) = 53kHz ESR zero frequency.




Figure 8. Standard Application with Output Polymer or Tantalum




Figure 9. Remote-Sense Compensation for Stability and Noise Immunity

Ceramic capacitors have a high ESR zero frequency, but applications with sufficient current-sense compensation may still take advantage of the small size, low ESR, and high reliability of the ceramic chemistry. Using the inductor DCR, applications using ceramic output capacitors may be compensated using either a DC compensation or AC compensation method (Figure 10).

The DC-coupling requires fewer external compensation capacitors, but this also creates an output load line that depends on the inductor's DCR (parasitic resistance). Alternatively, the current-sense information may be AC-coupled, allowing stability to be dependent only on the inductance value and compensation components and eliminating the DC load line.




Figure 10. Feedback Compensation for Ceramic Output Capacitors

When only using ceramic output capacitors, output overshoot (V_{SOAR}) typically determines the minimum output capacitance requirement. Their relatively low capacitance value may allow significant output overshoot when stepping from full-load to no-load conditions, unless designed with a small inductance value and high switching frequency to minimize the energy transferred from the inductor to the capacitor during load-step recovery.

Unstable operation manifests itself in two related but distinctly different ways: double pulsing and feedback-loop instability. Double pulsing occurs due to noise on the output or because the ESR is so low that there is not enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the minimum off-time period has expired. Double pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped, but can cause the output voltage to rise above or fall below the tolerance limits.

The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output voltage-ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under/overshoot.

Input Capacitor Selection

The input capacitor must meet the ripple current requirement (I_{RMS}) imposed by the switching currents. The I_{RMS} requirements may be determined by the following equation:

$$I_{RMS} = \left(\frac{I_{LOAD}}{V_{IN}}\right) \sqrt{V_{OUT}(V_{IN} - V_{OUT})}$$

The worst-case RMS current requirement occurs when operating with $V_{IN}=2V_{OUT}$. At this point, the above equation simplifies to $I_{RMS}=0.5 \times I_{LOAD}$.

For most applications, nontantalum chemistries (ceramic, aluminum, or OS-CON) are preferred due to their resistance to inrush surge currents typical of systems with a mechanical switch or connector in series with the input. If the Quick-PWM controller is operated as the second stage of a two-stage power-conversion system, tantalum input capacitors are acceptable. In either configuration, choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal circuit longevity.

Power-MOSFET Selection

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (> 20V) AC adapters. Low-current applications usually require less attention.

The high-side MOSFET (N_H) must be able to dissipate the resistive losses plus the switching losses at both VIN(MIN) and VIN(MAX). Calculate both of these sums. Ideally, the losses at $V_{IN(MIN)}$ should be roughly equal to losses at $V_{IN(MAX)}$, with lower losses in between. If the losses at $V_{IN(MAX)}$, are significantly higher than the losses at $V_{IN(MAX)}$, consider increasing the size of N_H (reducing RDS(ON) but with higher CGATE). Conversely, if the losses at $V_{IN(MAX)}$ are significantly higher than the losses at $V_{IN(MIN)}$, consider reducing the size of N_H (increasing RDS(ON) to lower CGATE). If V_{IN} does not vary over a wide range, the minimum power dissipation occurs where the resistive losses equal the switching losses.

Choose a low-side MOSFET that has the lowest possible on-resistance (RDS(ON)), comes in a moderate-sized package (i.e., one or two 8-pin SOs, DPAK, or D²PAK), and is reasonably priced. Make sure that the DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic gate-to-drain capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems may occur (see the *MOSFET Gate Drivers* section).

MOSFET Power Dissipation

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET (N_H), the worst-case power dissipation due to resistance occurs at the minimum input voltage:

PD (N_H Resistive) =
$$\left(\frac{V_{OUT}}{V_{IN}}\right) (I_{LOAD})^2 R_{DS(ON)}$$

Generally, a small high-side MOSFET is desired to reduce switching losses at high-input voltages. However, the RDS(ON) required to stay within package-power dissipation often limits how small the MOSFET can be. Again, the optimum occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses do not usually become an issue until the input is greater than approximately 15V.

Calculating the power dissipation in the high-side MOS-FET (N_H) due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PCB layout characteristics. The following switching-loss calculation provides only a very

__ /N/XI/N

rough estimate and is no substitute for breadboard evaluation, preferably including verification using a thermocouple mounted on N_H:

PD (N_H Switching) =
$$V_{IN(MAX)}I_{LOAD}f_{SW}\left(\frac{Q_{G(SW)}}{I_{GATE}}\right) + \frac{CossV_{IN}^{2}f_{SW}}{I_{GATE}}$$

where C_{OSS} is the N_H MOSFET's output capacitance, $Q_{G(SW)}$ is the charge needed to turn on the N_H MOSFET, and I_{GATE} is the peak gate-drive source/sink current (2.2A typ).

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied, due to the squared term in the C x V_{IN}^2 x fsw switching-loss equation. If the high-side MOSFET chosen for adequate $R_{DS(ON)}$ at low battery voltages becomes extraordinarily hot when biased from $V_{IN(MAX)}$, consider choosing another MOSFET with lower parasitic capacitance.

For the low-side MOSFET (N_L), the worst-case power dissipation always occurs at maximum input voltage:

PD (N_L Resistive) =
$$\left[1 - \left(\frac{V_{OUT}}{V_{IN(MAX)}}\right)\right] \left(I_{LOAD}\right)^2 R_{DS(ON)}$$

The worst case for MOSFET power dissipation occurs under heavy overloads that are greater than ILOAD(MAX), but are not quite high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, you can "overdesign" the circuit to tolerate:

$$|LOAD| = |VALLEY(MAX)| + \frac{\Delta |L|}{2}$$
$$= |VALLEY(MAX)| + \left(\frac{|LOAD(MAX)LIR|}{2}\right)$$

where IVALLEY(MAX) is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and on-resistance variation. The MOSFETs must have a good size heatsink to handle the overload power dissipation.

Choose a Schottky diode (D_L) with a forward voltage low enough to prevent the low-side MOSFET body diode from turning on during the dead time. Select a diode that can handle the load current during the dead times. This diode is optional and can be removed if efficiency is not critical.

Boost Capacitors

The boost capacitors (CBST) must be selected large enough to handle the gate charging requirements of the high-side MOSFETs. Typically, 0.1µF ceramic capacitors work well for low-power applications driving medium-sized MOSFETs. However, high-current applications driving large, high-side, MOSFETs require boost capacitors larger than 0.1µF. For these applications, select the boost capacitors to avoid discharging the capacitor more than 200mV while charging the high-side MOSFETs' gates:

$$C_{BST} = \frac{N \times Q_{GATE}}{200 \text{mV}}$$

where N is the number of high-side MOSFETs used for one regulator, and QGATE is the gate charge specified in the MOSFET's data sheet. For example, assume (2) IRF7811W n-channel MOSFETs are used on the high side. According to the manufacturer's data sheet, a single IRF7811W has a maximum gate charge of 24nC (VGS = 5V). Using the above equation, the required boost capacitance would be:

$$C_{BST} = \frac{2 \times 24nC}{200mV} = 0.24 \mu F$$

Selecting the closest standard value, this example requires a 0.22µF ceramic capacitor.

Minimum Input-Voltage Requirements and Dropout Performance

The output voltage-adjustable range for continuous-conduction operation is restricted by the nonadjustable minimum off-time one-shot. For best dropout performance, use the slower (200kHz) on-time settings. When working with low-input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times. Manufacturing tolerances and internal propagation delays introduce an error to the on-times. This error is greater at higher frequencies. Also, keep in mind that transient response performance of buck regulators operated too close to dropout is poor, and bulk output capacitance must often be added (see the VSAG equation in the *Quick-PWM Design Procedure* section).

The absolute point of dropout is when the inductor current ramps down during the minimum off-time (ΔI_{DOWN}) as much as it ramps up during the on-time (ΔI_{UP}). The ratio h = ΔI_{UP} / ΔI_{DOWN} is an indicator of the ability to slew the inductor current higher in response to increased load, and must always be greater than 1. As h approaches 1, the absolute minimum dropout point, the inductor current cannot increase as much during each switching cycle and VSAG greatly increases unless additional output capacitance is used.

A reasonable minimum value for h is 1.5, but adjusting this up or down allows trade-offs between VSAG, output capacitance, and minimum operating voltage. For a given value of h, the minimum operating voltage can be calculated as:

$$V_{IN(MIN)} = \left(\frac{V_{FB} - V_{DROOP} + V_{DROPCHG}}{1 - (h \times t_{OFF(MIN)}f_{SW})}\right)$$

where V_{FB} is the voltage-positioning droop, $V_{DROPCHG}$ is the parasitic voltage drop in the charge path, and $t_{OFF(MIN)}$ is from the *Electrical Characteristics* table. The absolute minimum input voltage is calculated with h = 1.

If the calculated $V_{IN(MIN)}$ is greater than the required minimum input voltage, then reduce the operating frequency or add output capacitance to obtain an acceptable V_{SAG} . If operation near dropout is anticipated, calculate V_{SAG} to be sure of adequate transient response.

Dropout Design Example:

 $V_{FB} = 1.5V$

 $f_{SW} = 300kHz$

tOFF(MIN) = 350ns

No droop/load line $(V_{DROOP} = 0)$

VDROPCHG = 150mV (10A load)

h = 1.5

$$V_{IN(MIN)} = \left[\frac{1.5V - 0V + 150mV}{1 - (1.5 \times 350ns \times 300kHz)} \right] = 1.96V$$

Calculating again with h = 1 gives the absolute limit of dropout:

$$V_{IN(MIN)} = \left[\frac{1.5V - 0V + 150mV}{1 - (1.0 \times 350ns \times 300kHz)} \right] = 1.84V$$

Therefore, V_{IN} must be greater than 1.84V, even with very large output capacitance, and a practical input voltage with reasonable output capacitance would be 2.0V.

Applications Information

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention. If possible, mount all the power components on the top side of the board with their ground terminals flush against one another. Follow these guidelines for good PCB layout:

 Keep the high-current paths short, especially at the ground terminals. This is essential for stable, jitterfree operation.

- 2) Connect all analog grounds to a separate solid copper plane, which connects to the GND pin of the Quick-PWM controller. This includes the V_{CC} bypass capacitor, REF bypass capacitors, REFIN components, and feedback compensation/dividers.
- 3) Keep the power traces and load connections short. This is essential for high efficiency. The use of thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single $m\Omega$ of excess trace resistance causes a measurable efficiency penalty.
- 4) Keep the high-current, gate-driver traces (DL, DH, LX, and BST) short and wide to minimize trace resistance and inductance. This is essential for high-power MOSFETs that require low-impedance gate drivers to avoid shoot-through currents.
- 5) When trade-offs in trace lengths must be made, it is preferable to allow the inductor charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the lowside MOSFET or between the inductor and the output filter capacitor.
- 6) Route high-speed switching nodes away from sensitive analog areas (REF, REFIN, FB, ILIM).

Layout Procedure

- Place the power components first, with ground terminals adjacent (low-side MOSFET source, C_{IN}, C_{OUT}, and D1 anode). If possible, make all these connections on the top layer with wide, copper-filled areas.
- Mount the controller IC adjacent to the low-side MOSFET. The DL gate traces must be short and wide (50 mils to 100 mils wide if the MOSFET is 1in from the controller IC).
- 3) Group the gate-drive components (BST capacitors, VDD bypass capacitor) together near the controller IC.
- 4) Make the DC-DC controller ground connections as shown in the *Standard Application Circuits*. This diagram can be viewed as having four separate ground planes: input/output ground, where all the high-power components go; the power ground plane, where the PGND pin and VDD bypass capacitor go; the master's analog ground plane where sensitive analog components, the master's GND pin, and VCC bypass capacitor go; and the slave's analog ground plane where the slave's GND

pin and VCC bypass capacitor go. The master's GND plane must meet the PGND plane only at a single point directly beneath the IC. Similarly, the slave's GND plane must meet the PGND plane only at a single point directly beneath the IC. The respective master and slave ground planes should connect to the high-power output ground with a short metal trace from PGND to the source of the low-side MOSFET (the middle of the star ground). This point must also be very close to the output capacitor ground terminal.

5) Connect the output power planes (VCORE and system ground planes) directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close to the load as is practical.


Chip Information

TRANSISTOR COUNT: 7169

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



__ /N/XI/M

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS						
SYMBOL	MIN.	MAX.				
А	0.70	0.80				
D	2.90	3.10				
E	2.90	3.10				
A1	0.00	0.05				
L	0.20	0.40				
k	0.25 MIN.					
A2	0.20 REF.					

PACKAGE VARIATIONS									
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e		
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF		
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF		
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF		
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF		
T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF		
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF		
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF		

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
- COPLANARITY SHALL NOT EXCEED 0.08 mm.
 WARPAGE SHALL NOT EXCEED 0.10 mm.
- 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
- 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
- 6. "N" IS THE TOTAL NUMBER OF LEADS.
- NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- A MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

PACKAGE DUTLINE, 6,8,10 & 14L, TDFN, EXPOSED PAD, 3×3×0.80 mm

PPROVAL DOCUMENT CONTROL NO. REV. 21-0137

-DRAWING NOT TO SCALE-

Note: MAX8792ETD+ Package Code = T1433-1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.