0.4 A Dual H-Bridge Motor **Driver IC**

The 17C724 is a compact monolithic dual channel H-Bridge power IC, ideal for portable electronic applications containing bipolar stepper motors or brush DC motors such as those used in camera lenses and shutters.

The 17C724 can operate efficiently with supply voltages from 2.7 V to 5.5 V and can provide continuous motor drive currents of 0.4 A with low RDS(ON) of 1.0 Ω . It is easily interfaced to low-cost MCUs via parallel 3.0 V- or 5.0 V-compatible logic and has built-in shootthrough current protection circuit and undervoltage detector to avoid malfunction.

The 17C724 has four output control modes: Forward, Reverse. Brake, and Tri-State (High Impedance). The H-bridge outputs are designed to be independently PWM'ed at up to 200 kHz for speed/ torque and current control.

Features

- · Manufactured in SMOS7 Process Technology
- Built-In 2-Channel H-Bridge Driver
- Provides 4 Driving Modes (Forward, Reverse, Break, High Impedance)
- · Direct Interface to MCU
- Low ON-Resistance, $R_{DS(ON)} = 1.0 \Omega$ (Typical)
- Dual Channel Parallel Drive, $R_{DS(ON)} = 0.5 \Omega$ (Typical)
- Output Current Driver (IDR) is 400 mA (Continuous)
- Low Power Consumption
- · Built-In Shoot-Through Current Prevention Circuit
- · Built-In Low-Voltage Shutdown Circuit
- PWM Control Frequency 200 kHz (Max)
- Very Compact Size, Comes in 16-Terminal QFN Package (3x3 mm Terminal Pitch: 0.5 mm)
- Pb-Free Packaging Designated by Suffix Code EP

3.0 V 17C724 **VDD VM OUT1A** OUT1B عفقا IN1A **OUT2A Bipolar** Step IN1B OUT2B Motor MCU IN₂A IN2B **PSAVE**


Figure 1. 17C724 Simplified Application Diagram

GND

© Freescale Semiconductor, Inc., 2005. All rights reserved.

17C724

MOTOR DRIVER



ORDERING INFORMATION				
Device	Temperature Range (T _A)	Package		
MPC17C724EP/R2	-20°C to 85°C	16 QFN		



^{*} This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

INTERNAL BLOCK DIAGRAM




Figure 2. 17C724 Simplified Internal Block Diagram

TERMINAL CONNECTIONS

Transparent Top View of Package




Figure 3. 17C724 Terminal Connections

Table 1. 17C724 Terminal Definitions

A functional description of each terminal can be found in the Functional Terminal Description section beginning on page 8.

Terminal Number	Terminal Name	Terminal Function	Formal Name	Definition	
1	IN1A	Logic	Logic Input Control 1A	Logic input control of OUT1A (refer to Table <u>5. Truth Table</u> , page <u>7</u>).	
2	IN1B	Logic	Logic Input Control 1B	Logic input control of OUT1B (refer to Table <u>5. Truth Table</u> , page <u>7</u>).	
3	OUT1A	Output	H-Bridge Output 1A Output A of H-Bridge channel 1.		
4	VM1	Power	Motor Driver Power Supply 1	Positive power source connection for H-Bridge 1 (Motor Driver Power Supply) (1).	
5	OUT2A	Output	H-Bridge Output 2A	Output A of H-Bridge channel 2.	
6, 7	PGND2	Ground	Power Ground 2	High-current power ground 2 ⁽²⁾ .	
8	OUT2B	Output	H-Bridge Output 2B	Output B of H-Bridge channel 2.	
9	VM2	Power	Motor Driver Power Supply 2 Positive power source connection for H-Bridge 2 (Motor Driver Supply) (1).		
10	OUT1B	Output	H-Bridge Output 1B	Output B of H-Bridge channel 1.	
11	IN2B	Input	Logic Input Control 2B	Logic input control of OUT2B (refer to Table <u>5, Truth Table</u> , page <u>7</u>).	
12	IN2A	Input	Logic Input Control 2A	Logic input control of OUT2A (refer to Table <u>5. Truth Table</u> , page <u>7</u>).	
13	PSAVE	Input	Input Enable Control	Logic input enable control of H-Bridges to save power.	
14	LGND	Ground	Logic Ground	Low-current logic signal ground ⁽²⁾ .	
15	PGND1	Ground	Power Ground 1	High-current power ground 1 ⁽²⁾ .	
16	VDD	Logic	Logic Circuit Power Supply	Positive power source connection for logic circuit.	

- 1. VM1 and VM2 are internally connected.
- 2. LGND, PGND1, and PGND2 are internally connected.

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit	
ELECTRICAL RATINGS				
Power Supply Voltage (Motor Driver)			V	
Normal Operation (Steady-State)	$V_{M(SS)}$	-0.3 to 6.0		
Transient Conditions (3)	V _{M(PK)}	-0.3 to 6.5		
Logic Supply Voltage	V _{DD}	6.0	V	
Input Terminal Voltage	V _{IN}	-0.3 to V _{DD} + 0.3	V	
Driver Output Current (Continuous) (4)	I _O	400	mA	
Driver Output Current (Peak) ⁽⁵⁾	I _{OPK}	800	mA	
ESD Voltage (6)				
Human Body Model	V _{ESD1}	±2000	V	
Machine Model	V _{ESD2}	±200		
FEMPERATURE RATINGS	<u>, </u>			
Storage Temperature	T _{STG}	-40 to 150	°C	
Operating Temperature				
Ambient	T _A	-20 to 85	°C	
Operating Junction Temperature	TJ	150 maximum	°C	
Thermal Resistance (Junction-to-Ambient)				
Single-Layer PCB Mounting (8)	$R_{ heta JA}$	169	°C/W	
Multi-Layer PCB (2S2P) Mounting ⁽⁹⁾	$R_{ heta JMA}$	47		
Terminal Soldering Temperature (7)	T _{SOLDER}	260	°C	

- 3. Transient condition within 500 ms.
- 4. Continuous output current must not be exceeded and at operating junction temperature below 150°C.
- 5. Peak time is for 10 ms pulse width at 200 ms intervals.
- 6. ESD testing is performed in accordance with the Human Body Model (C_{ZAP} =100 pF, R_{ZAP} =1500 Ω), **and** the Machine Model (C_{ZAP} =200 pF, R_{ZAP} =0 Ω).
- 7. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 8. For cases using SEMI G38-87, JEDEC JESD51-2, JESD51-3, JESD51-5, single layer PCB mounting without thermal vias.
- 9. For cases using SEMI JEDEC JESD51-6, JESD51-5, JESD51-7, 2S2P PCB mounting with 4 thermal vias.

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions TA = 25°C, V_{DD} = VM = 3.0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER INPUT (VDD, PSAVE)					
Supply Voltage Range					V
Motor Driver Supply Voltage	V _M	2.7	3.0	5.5	
Logic Supply Voltage	V_{DD}	2.7	3.0	5.5	
Standby Power Supply Current ⁽¹⁰⁾ V _M = 3.0 V	I _{VMSTBY}	_	_	1.0	μΑ
V _{DD} = 3.0 V	I _{VDDSTBY}	_	-	1.0	
Operating Power Supply Current (11)	I _C				μΑ
V _{DD} = 3.0 V		_	40	100	
Logic Input Function	V _{IH}	V _{DD} 0.7	_	_	V
High-Level Input Voltage	V _{IL}	V DD 0.1	_	V _{DD} 0.3	V
Low-Level Input Voltage		_			-
High-Level Input Current	I. _{IH}	_	_	1.0	μΑ
Low-Level Input Current	I _{IL}	-1.0	-	_	μΑ
PSAVE Terminal Low Level Input Current (12)	I _{IL}	_	-30	-60	μΑ
Driver Output ON Resistance (13)	R _{DS(ON)}	_	1.0	1.5	Ω
Low-Voltage Shutdown Detection Voltage (14)	V _{DD} DET	1.5	2.0	2.5	V

- 10. Power SAVE mode.
- 11. I_C is the sum of the current of V_{DD} monitor block "Low Voltage Detection Module" and the PSAVE pull-up resistor at f_{IN} = 200 kHz.
- V_{DD} = 3.0 V.
- 13. I_O = 375 mA. $R_{DS(ON)}$ = R_{SOURCE} + R_{SINK} . R_L = 6.8 Ω .
- 14. Detection voltage is defined as when the output becomes high impedance after V_{DD} voltage falls and when V_{M} = 5.5 V.

DYNAMIC ELECTRICAL CHARACTERISTICS


Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions TA = 25° C, V_{DD} = VM = 3.0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25° C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
INPUT	·				
Pulse Input Frequency	f _{IN}	_	_	200	kHz
Input Pulse Rise Time (15)	t _R	-	-	1.0 (16)	μs
Input Pulse Fall Time (17)	t _F	_	-	1.0 (16)	μs
ОИТРИТ	1		il.		
Output Propagation Delay Time (18)			0.0	٥٠	μs
Turn-ON Time	t _{PLH}	_	0.2	0.5	
Turn-OFF Time	t _{PHL}	_	0.1	0.5	
Low-Voltage Detection Time	t _{VDD} DET	-	0.02	1.0	ms

- 15. Time is defined between 10% and 90%.
- 16. That is, the input waveform slope must be steeper than this.
- 17. Time is defined between 90% and 10%.
- 18. R_L = 6.8 Ω . Slew time, rise time, and fall times are between 10% and 90% of output low and high levels with respect to the 50% level of the input.

TIMING DIAGRAMS






Figure 4. t_{PLH} and t_{PHL} Timing

Figure 5. Low-Voltage Detection Timing

Table 5. Truth Table

INPUT			ОИТ			
PSAVE ⁽¹⁹⁾	IN1A IN2A	IN1B IN2B	OUT1A OUT2A	OUT1B OUT2B	V _{DD} DET ⁽²⁰⁾	
L	L	L	L	L	Enabled	
L	Н	L	Н	L	Enabled	
L	L	Н	L	Н	Enabled	
L	Н	Н	Z	Z	Enabled	
Н	Х	Х	Z	Z	Disabled	

H : High L : Low

Z: High impedance

X : Don't care

Notes

19. Terminal 13 (PSAVE) is pulled up by an internal resistor.

20. When V_{DD} is lower than V_{DD} DET while V_{M} is applied, output becomes "Z" (high impedance); however, when PSAVE = "H", the low-voltage shutdown detection circuit is disabled.

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 17C724 is a monolithic dual H-Bridge that is ideal in portable electronic applications to control bipolar step motors and brush DC motors such as those used in camera lens and shutters. The 17C724 can operate efficiently with supply voltages as low as 2.7 V to as high as 5.5 V, and provide continuous motor drive currents of 0.4 A while handling peak currents up to 0.8 A. It is easily interfaced to low-cost MCUs via parallel 3.0 V- or 5.0 V-compatible logic. The device can be pulse width modulated (PWM'ed) at up to 200 kHz.

The 17C724 can drive two motors simultaneously (see Figure 6), or it can drive one bipolar step motor as shown in the simplified application diagram on page 1. Dual channel

parallel drive is also possible if higher current drive is desired (0.8 A). Two-motor operation is accomplished by hooking one motor between OUT1A and OUT1B, and the other motor between OUT2A and OUT2B.

This IC has a built-in shoot-through current protection circuit and undervoltage detector to avoid malfunction. It also allows for power-conserving Sleep mode by the setting of the PSAVE terminal (refer to Table 5, Truth Table, page 7).

The device features four operating modes: Forward, Reverse, Brake, and Tri-Stated (High Impedance).

FUNCTIONAL TERMINAL DESCRIPTION

LOGIC CIRCUIT POWER SUPPLY (VDD)

The VDD terminal carries the power source connection to the control (logic) circuit, and its input range is between 2.7 V to 5.5 V (3.0 V and 5.0 V compatible). V_{DD} has an undervoltage threshold. If the supply voltage to V_{DD} drops below 2.0 V (typical), then all the output of H-Bridges (OUT1A, OUT1B, OUT2A, OUT2B) will become open (high impedance = Z). When the supply voltage returns to a level that is above the threshold voltage the H-Bridge outputs automatically resume normal operation according to the established condition of the input terminals.

LOGIC INPUT CONTROL (IN1A, IN1B, IN2A, AND IN2B)

These logic input terminals control each H-Bridge output. For example, IN1A logic HIGH = OUT1A HIGH; likewise, IN1B logic HIGH = OUT1B HIGH. If both A and B inputs are HIGH, then both A and B outputs are Z (refer to Table $\underline{5}$, Truth Table, page $\underline{7}$).

INPUT ENABLE CONTROL (PSAVE)

The PSAVE input controls the functioning of the power output stages (the H-Bridges). When it is set logic LOW, the output stages are enabled and the H-Bridges function normally. When it is set logic HIGH, the output stages are disabled and all the outputs are opened (high impedance). In

this mode, the built-in low-voltage detection circuit is disabled.

H-BRIDGE OUTPUT (OUT1A, OUT1B, OUT2A, AND OUT2B)

These terminals are the outputs of the power MOSFET H-Bridges. OUT1 is from H-Bridge Channel 1, and OUT2 from H-Bridge Channel 2. These terminals will typically connect to an external load (step motor or brush DC motors).

MOTOR DRIVER POWER SUPPLY (VM1 AND VM2)

VM1 and VM2 carries the main supply voltage and current into the power sections (the H-Bridges) of the IC. Both of these terminals are connected internally but they must be connected together on the printed circuit board with as short as possible traces. The input range is 2.7 V to 5.5 V.

POWER GROUND (PGND1 AND PGND2)

These two are the power ground terminals that connect to the power ground of the H-Bridges. The power grounds are for higher current handling capability from loads and they must be connected together on the PCB.

LOGIC GROUND (LGND)

LGND is the logic ground terminal and its current handling level is lower than the PGND.

TYPICAL APPLICATIONS

Figure 6 shows a typical application for the 17C724.




Figure 6. 17C724 Typical Application Diagram

CEMF SNUBBING TECHNIQUES

Care must be taken to protect the IC from potentially damaging CEMF spikes induced when commutating currents in inductive loads. Typical practice is to provide snubbing of voltage transients by placing a zener or capacitor at the supply terminal (VM) (see Figure 7).




Figure 7. CEMF Snubbing Techniques

PCB LAYOUT

When designing the printed circuit board (PCB), connect sufficient capacitance between power supply and ground terminals to ensure proper filtering from transients. For all high-current paths, use wide copper traces and shortest possible distance.

APPLICATION NOTES

Although VM1 and VM2 are connected internally, they must be connected externally to attain sufficient power distribution.


Take precautions to guard against electrostatic discharge when handling the device, especially when mounting and demounting the device to a PCB.

PACKAGING

PACKAGE DIMENSIONS


For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the "98A" listed below.


EP (Pb-FREE) SUFFIX 16-TERMINAL QFN NON-LEADED PACKAGE 98ARL10566D ISSUE A



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NC	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10566D	REV: A
FLAT NON-LEADED PACKAGE (QFN) 16 TERMINAL, 0.5 PITCH (3 X 3 X 1)		CASE NUMBER	t: 1524–01	09 AUG 2005
		STANDARD: NO	N-JEDEC	

EP (Pb-FREE) SUFFIX 16-TERMINAL QFN NON-LEADED PACKAGE 98ARL10566D ISSUE A





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 16 TERMINAL, 0.5 PITCH (3 X 3 X 1)		DOCUMENT NO: 98ARL10566D		REV: A
		CASE NUMBER	2: 1524–01	09 AUG 2005
		STANDARD: NO	N-JEDEC	

REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
2.0	2005	Initial Release

How to Reach Us:

Home Page:

www.freescale.com

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http:// www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2005. All rights reserved.

