February 1996

DP8303A 8-Bit TRI-STATE® Bidirectional Transceiver (Inverting)

General Description


This family of high speed Schottky 8-bit TRI-STATE bidirectional transceivers are designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (V $_{\rm OH}$) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP8303A and DP7304B/DP8304B are featured with Transmit/Receive ($\overline{T/R}$) and Chip Disable (CD) inputs to simplify control logic. For greater design flexibility, DP8307A and DP7308/DP8308 are featured with $\overline{Transmit}$ (\overline{T}) and $\overline{Receive}$ (\overline{R}) control inputs.


Features

- 8-bit directional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

Logic and Connection Diagrams



Dual-In-Line Package



Top View Order Number DP8303AN See NS Package Number N20A

Logic Table

	Inputs	Resulting Conditions		
Chip Disable	ole Transmit/Receive A P		B Port	
0	0	OUT	IN	
0	1	IN	OUT	
1	Х	TRI-STATE	TRI-STATE	

X = Don't care

TRI-STATE® is a registered trademark of National Semiconductor Corp

TL/F/5856-2

Supply Voltage

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage 5.5V

Output Voltage 5.5V

Maximum Power Dissipation* at 25°C

Cavity Package 1667 mW
Molded Package 1832 mW

*Derate cavity package 11.1 mW/°C above 25°C; derate molded package

 $\begin{array}{ll} {\rm Storage\ Temperature} & -65^{\circ}{\rm C\ to}\ +150^{\circ}{\rm C} \\ {\rm Lead\ Temperature\ (soldering,\ 4\ seconds)} & 260^{\circ}{\rm C} \end{array}$

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})			
DP8303A	4.75	5.25	V
Temperature (T _A)			
DP8303A	0	70	°C

DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	arameter Conditions		Min	Тур	Max	Units
A PORT	(A0-A7)						
V _{IH}	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$		2.0			V
V _{IL}	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$				0.7	V
V _{OH}	V _{OH} Logical "1" Output Voltage	$CD = T/\overline{R} = V_{IL}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 1.15	V _{CC} - 0.7		٧
		$V_{IL} = 0.5V$	$I_{OH} = -3 \text{ mA}$	2.7	3.95		٧
V _{OL}	Logical "0" Output Voltage	cal "0" Output Voltage $CD = T/\overline{R} = V_{IL}$	$I_{OL} = 16 \text{mA}$		0.35	0.5	٧
		$V_{IL} = 0.5V$	I _{OL} = 8 mA		0.3	0.4	٧
los	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_O = 0V,$ $V_{CC} = Max, (Note 4)$		-10	-38	-75	mA
I _{IH}	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V$	/ _{IH} = 2.7V		0.1	80	μΑ
II	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	mA
I _{IL}	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IN} = 0.4V$			-70	-200	μΑ
V _{CLAMP}	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 \text{ mA}$			-0.7	-1.5	V
lop	Output/Input TRI-STATE Current	CD = 2.0V	$V_{IN} = 0.4V$			-200	μΑ
			V _{IN} = 4.0V			80	μΑ
B PORT ((B0-B7)						
V_{IH}	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$		2.0			V
V_{IL}	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$				0.7	V
V_{OH}	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$ $V_{IL} = 0.5V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 1.15	V _{CC} −0.8		V
			$I_{OH} = -5 \text{ mA}$	2.7	3.9		V
			$I_{OH} = -10 \text{ mA}$	2.4	3.6		V
V_{OL}	Logical "0" Output Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$	$I_{OL} = 20 \text{ mA}$		0.3	0.4	V
			$I_{OL} = 48 \text{ mA}$		0.4	0.5	V
los	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{O} = 0V,$ $V_{CC} = Max, (Note 4)$		-25	-50	-150	mA
I _{IH}	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IH} = 2.7V$			0.1	80	μΑ
Ι _Ι	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	mA
I _{IL}	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IN} = 0.4V$			-70	-200	μΑ
V _{CLAMP}	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 \text{ m}$	ıA		-0.7	-1.5	٧
I _{OD}	Output/Input	CD = 2.0V	$V_{IN} = 0.4V$			-200	μΑ
	TRI-STATE Current	$V_{IN} = 0.4V$				+200	μΑ

DC Electrical Characteristics (Notes 2 and 3) (Continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
CONTRO	CONTROL INPUTS CD, T/R						
V _{IH}	Logical "1" Input Voltage			2.0			V
V _{IL}	Logical "0" Input Voltage					0.7	V
I _{IH}	Logical "1" Input Current	$V_{IH} = 2.7V$			0.5	20	μΑ
II	Maximum Input Current	$V_{CC} = Max, V_{IH} = 5.25V$				1.0	mA
I _{IL}	Logical "0" Input Current	$V_{IL} = 0.4V$	T/R		-0.1	-0.25	mA
			CD		-0.25	-0.5	mA
V _{CLAMP}	Input Clamp Voltage	$I_{IN} = -12 \text{ mA}$			-0.8	-1.5	V
POWER SUPPLY CURRENT							
Icc	Power Supply Current	$CD = 2.0V$, V_{IN} , $V_{CC} = Max$			70	100	mA
		$CD = 0.4V$, $V_{INA} = T/\overline{R} = 2V$,	V _{CC} = Max		100	150	mA

AC Electrical Characteristics $V_{CC}=5V, T_{A}=25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
A PORT D	DATA/MODE SPECIFICATIONS					
t _{PDHLA}	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		8	12	ns
t _{PDLHA}	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		11	16	ns
t _{PLZA}	Propagation Delay from a Logical "0" to TRI-STATE from CD to A Port	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		10	15	ns
t _{PHZA}	Propagation Delay from a Logical "1" to TRI-STATE from CD to A Port	B0 to B7 = 0.4V, T/\overline{R} = 0.4V (Figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns
t _{PZLA}	Propagation Delay from TRI-STATE to a Logical "0" from CD to A Port	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 30 pF		20	30	ns
t _{PZHA}	Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port	B0 to B7 = 0.4V, T/\overline{R} = 0.4V (Figure C) S3 = 0, R5 = 5k, C4 = 30 pF		19	30	ns
B PORT D	DATA/MODE SPECIFICATIONS					
t _{PDHLB}	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/\overline{R} = 2.4V (Figure A) R1 = 100 Ω , R2 = 1k, C1 = 300 pF R1 = 667 Ω , R2 = 5k, C1 = 45 pF		12 7	18 12	ns ns
t _{PDLHB}	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/\overline{R} = 2.4V (Figure A) R1 = 100 Ω , R2 = 1k, C1 = 300 pF R1 = 667 Ω , R2 = 5k, C1 = 45 pF		15 9	20 14	ns ns
t _{PLZB}	Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		13	18	ns
t _{PHZB}	Propagation Delay from a Logical "1" to TRI-STATE from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns
t _{PLZB}	Propagation Delay from TRI-STATE to a Logical "0" from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 100 Ω , C4 = 300 pF S3 = 1, R5 = 667 Ω , C4 = 45 pF		25 16	35 25	ns ns
t _{PZHB}	Propagation Delay from TRI-STATE to a Logical "1" from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k Ω , C4 = 45 pF		22 14	35 25	ns ns

AC Electrical Characteristics $v_{CC} = 5V$, $T_A = 25^{\circ}C$ (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
TRANSMIT/RECEIVE MODE SPECIFICATIONS							
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure B) S1 = 1, R4 = 100\Omega, C3 = 5 pF S2 = 1, R3 = 1k, C2 = 30 pF		23	35	ns	
t _{TRH}	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V (Figure B) S1 = 0, R4 = 100Ω , C3 = 5 pF S2 = 0, R3 = 5k, C2 = 30 pF		23	35	ns	
t _{RTL}	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	CD = 0.4V (Figure B) S1 = 1, R4 = 100Ω , C3 = 300 pF S2 = 1, R3 = 300Ω , C2 = 5 pF		23	35	ns	
t _{RTH}	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure B) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 0, R3 = 300Ω, C2 = 5 pF		27	35	ns	


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.


Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $V_{CC}=5V$ and $T_A=25^{\circ}C$.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Switching Time Waveforms and AC Test Circuits





Note: C1 includes test fixture capacitance.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port


查询"N20A"供应商 Switching Time Waveforms and AC Test Circuits (Continued) t_r = t_f ≤ 10 ns 10% TO 90% INPUT T/R OUTPUT tRTLtTRL-B PORT A PORT tTRH-OUTPUT TL/F/5856-5 A PORT O O B PORT DEVICE UNDER TEST C2 PULSE GENERATOR TL/F/5856-6 Note: C2 ad C3 include test fixture capacitance. FIGURE B. Propagation Delay from T/\overline{R} to A Port or B Port t_f = t_f ≤ 10 ns 10% TO 90% INPUT CD tPZH-PORT OUTPUT tPHZ-PORT OUTPUT tPZL-TL/F/5856-7 Vçc PORT INPUT INPUT DEVICE UNDER TEST CD

Note: C4 includes test fixture capacitance. Port input is in a fixed logical condition. See AC table.

FIGURE C. Propagation Delay to/from TRI-STATE from CD to A Port or B Port

TL/F/5856-8

Physical Dimensions inches (millimeters)



Molded Dual-In-Line Package (N) Order Number DP8303AN NS Package Number N20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Fax: +49 (0) 180-530 85 85
Email: europe. support@nsc.com
Deutsch Tel: +49 (0) 180-530 85 85
English Tel: +49 (0) 180-532 78 32
Français Tel: +49 (0) 180-532 95 88
Italiano Tel: +49 (0) 180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408