

**FAIRCHILD**  
SEMICONDUCTOR™

August 1989  
Revised August 2000

## 100301 Low Power Triple 5-Input OR/NOR Gate

### General Description

The 100301 is a monolithic triple 5-input OR/NOR gate. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

### Features


- 23% power reduction of the 100101
- 2000V ESD protection
- Pin/function compatible with 100101
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range (PLCC package only)

### Ordering Code:

Order Number	Package Number	Package Description
100301SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100301PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100301QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100301QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol




### Connection Diagrams

24-Pin DIP/SOIC



28-Pin PLCC



### Pin Descriptions

Pin Names	Description
D <sub>na</sub> , D <sub>nb</sub> , D <sub>nc</sub>	Data Inputs
O <sub>a</sub> , O <sub>b</sub> , O <sub>c</sub>	Data Outputs
O <sub>a</sub> , O <sub>b</sub> , O <sub>c</sub>	Complementary Data Outputs

100301

## Truth Table

Inputs					Outputs	
D <sub>1a</sub> , D <sub>1b</sub> , D <sub>1c</sub>	D <sub>2a</sub> , D <sub>2b</sub> , D <sub>2c</sub>	D <sub>3a</sub> , D <sub>3b</sub> , D <sub>3c</sub>	D <sub>4a</sub> , D <sub>4b</sub> , D <sub>4c</sub>	D <sub>5a</sub> , D <sub>5b</sub> , D <sub>5c</sub>	O <sub>a</sub> , O <sub>b</sub> , O <sub>c</sub>	$\overline{O_a}$ , $\overline{O_b}$ , $\overline{O_c}$
L	L	L	L	L	L	H
L	L	L	L	H	H	L
L	L	L	H	L	H	L
L	L	L	H	H	H	L
L	L	H	L	L	H	L
L	L	H	L	H	H	L
L	L	H	H	L	H	L
L	L	H	H	H	H	L
L	H	L	L	L	H	L
L	H	L	L	H	H	L
L	H	L	H	L	H	L
L	H	L	H	H	H	L
L	H	H	L	L	H	L
L	H	H	L	H	H	L
L	H	H	H	L	H	L
L	H	H	H	H	H	L
H	L	L	L	L	H	L
H	L	L	L	H	H	L
H	L	L	H	L	H	L
H	L	L	H	H	H	L
H	L	H	L	L	H	L
H	L	H	L	H	H	L
H	L	H	H	L	H	L
H	L	H	H	H	H	L
H	H	L	L	L	H	L
H	H	L	L	H	H	L
H	H	L	H	L	H	L
H	H	L	H	H	H	L
H	H	H	L	L	H	L
H	H	H	L	H	H	L
H	H	H	H	L	H	L
H	H	H	H	H	H	L

H = HIGH Voltage Level  
L = LOW Voltage Level



100301

## Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Data to Output	0.50	1.00	0.50	1.05	0.50	1.10	ns	Figures 1, 2 (Note 5)
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.40	1.10	0.40	1.10	0.40	1.10	ns	Figures 1, 2
$t_{OSHL}$	Maximum Skew Common Edge Output-to-Output Variation Data to Output Path		240		240		240	ps	PLCC Only (Note 6)
$t_{OSLH}$	Maximum Skew Common Edge Output-to-Output Variation Data to Output Path		330		330		330	ps	PLCC Only (Note 6)
$t_{OST}$	Maximum Skew Opposite Edge Output-to-Output Variation Data to Output Path		330		330		330	ps	PLCC Only (Note 6)
$t_{PS}$	Maximum Skew Pin (Signal) Transition Variation Data to Output Path		230		230		230	ps	PLCC Only (Note 6)

**Note 5:** The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

**Note 6:** Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW ( $t_{OSHL}$ ), or LOW-to-HIGH ( $t_{OSLH}$ ), or in opposite directions both HL and LH ( $t_{OST}$ ). Parameters  $t_{OST}$  and  $t_{PS}$  guaranteed by design.

## Industrial Version

### PLCC DC Electrical Characteristics (Note 7)

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ C$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
$V_{OH}$	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH(Max)}$	Loading with
$V_{OL}$	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or $V_{IL(Min)}$	50Ω to -2.0V
$V_{OHC}$	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH(Min)}$	Loading with
$V_{OLC}$	Output LOW Voltage		-1565		-1610	mV	or $V_{IL(Max)}$	50Ω to -2.0V
$V_{IH}$	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
$V_{IL}$	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
$I_{IL}$	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL(Min)}$	
$I_{IH}$	Input HIGH Current		240		240	μA	$V_{IN} = V_{IH(Max)}$	
$I_{EE}$	Power Supply Current	-29	-15	-29	-15	mA	Inputs Open	

**Note 7:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


### PLCC AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Data to Output	0.40	1.00	0.50	1.05	0.50	1.10	ns	Figures 1, 2 (Note 8)
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.30	1.10	0.40	1.10	0.40	1.10	ns	Figures 1, 2

**Note 8:** The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

## Test Circuitry



### Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$   
 $L1$  and  $L2$  = equal length  $50\Omega$  impedance lines  
 $R_T = 50\Omega$  terminator internal to scope  
 Decoupling  $0.1 \mu F$  from GND to  $V_{CC}$  and  $V_{EE}$   
 All unused outputs are loaded with  $50\Omega$  to GND  
 $C_L$  = Fixture and stray capacitance  $\leq 3 pF$

FIGURE 1. AC Test Circuit

## Switching Waveforms






FIGURE 2. Propagation Delay and Transition Times

100301

## Physical Dimensions inches (millimeters) unless otherwise noted




**24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
Package Number M24B**



**24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide  
Package Number N24E**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square  
Package Number V28A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)