

## 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(3-State\) 74ALVT16374DL-T"供应商](#)

## FEATURES

- 16-bit edge-triggered flip-flop
- 5V I/O compatible
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

## DESCRIPTION

The 74ALVT16374 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 2.5V or 3.3V with I/O compatibility up to 5V.

This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-State outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CP), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}$	TYPICAL		UNIT
			2.5V	3.3V	
$t_{PLH}$ $t_{PHL}$	Propagation delay nCP to nQx	$C_L = 50\text{pF}$	2.6 2.8	2.1 2.3	ns
$C_{IN}$	Input capacitance DIR, $\overline{OE}$	$V_I = 0\text{V}$ or $V_{CC}$	3	3	pF
$C_{Out}$	Output capacitance	Outputs disabled; $V_O = 0\text{V}$ or $V_{CC}$	9	9	pF
$I_{CCZ}$	Total supply current	Outputs disabled	40	40	$\mu\text{A}$

## ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	74ALVT16374 DL	AV16374 DL	SOT370-1
48-Pin Plastic TSSOP Type II	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	74ALVT16374 DGG	AV16374 DGG	SOT362-1

# 2.5V/3.3V 16-bit edge-triggered D-type flip-flop


74ALVT16374

[\(S State\)](#)  
[查询"74ALVT16374DL-T"供应商](#)


## LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)



## PIN CONFIGURATION



## PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	1D0 - 1D7 2D0 - 2D7	Data inputs
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	1Q0 - 1Q7 2Q0 - 2Q7	Data outputs
1, 24	1OE, 2OE	Output enable inputs (active-Low)
48, 25	1CP, 2CP	Clock pulse inputs (active rising edge)
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage

# 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374


[\(S State\) 74ALVT16374DL-T"供应商](#)

## FUNCTION TABLE

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
nOE	nCP	nDx		nQ0 - nQ7	
L L	↑ ↑	l h	L H	L H	Load and read register
L	↕	X	NC	NC	Hold
H H	↕ ↑	X nDx	NC nDx	Z Z	Disable outputs

H = High voltage level  
 h = High voltage level one set-up time prior to the High-to-Low E transition  
 L = Low voltage level  
 l = Low voltage level one set-up time prior to the High-to-Low E transition  
 NC= No change  
 X = Don't care  
 Z = High impedance "off" state  
 ↑ = Low-to-High clock transition  
 ↕ = Not a Low-to-High clock transition

## LOGIC DIAGRAM



## 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(S State\) 74ALVT16374DL-T"供应商](#)**ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
I <sub>OUT</sub>	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

**NOTES:**

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	2.5V RANGE LIMITS		3.3V RANGE LIMITS		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	DC supply voltage	2.3	2.7	3.0	3.6	V
V <sub>I</sub>	Input voltage	0	5.5	0	5.5	V
V <sub>IH</sub>	High-level input voltage	1.7		2.0		V
V <sub>IL</sub>	Input voltage		0.7		0.8	V
I <sub>OH</sub>	High-level output current		-8		-32	mA
I <sub>OL</sub>	Low-level output current		8		32	mA
	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		24		64	
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	-40	+85	°C

## 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(3-State\) 74ALVT16374DL-T"供应商](#)

## DC ELECTRICAL CHARACTERISTICS (3.3V ± 0.3V RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40°C to +85°C			
			MIN	TYP <sup>1</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 3.0V; I <sub>IK</sub> = -18mA		-0.85	-1.2	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 3.0 to 3.6V; I <sub>OH</sub> = -100μA	V <sub>CC</sub> -0.2	V <sub>CC</sub>		V
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA	2.0	2.3		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 100μA		0.07	0.2	V
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.25	0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA		0.3	0.5	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA		0.4	0.55	
V <sub>RST</sub>	Power-up output low voltage <sup>6</sup>	V <sub>CC</sub> = 3.6V; I <sub>O</sub> = 1mA; V <sub>I</sub> = V <sub>CC</sub> or GND			0.55	V
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins	0.1	±1	μA
		V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V		0.1	10	
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub>	Data pins <sup>4</sup>	0.1	1	
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0V		0.1	-5	
I <sub>OFF</sub>	Off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V		0.1	±100	μA
I <sub>HOLD</sub>	Bus Hold current Data inputs <sup>7</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V	75	130		μA
		V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V	-75	-140		
		V <sub>CC</sub> = 0V to 3.6V; V <sub>CC</sub> = 3.6V	±500			
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V		10	125	μA
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	V <sub>CC</sub> ≤ 1.2V; V <sub>O</sub> = 0.5V to V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> OE/OE = Don't care		1	±100	μA
I <sub>OZH</sub>	3-State output High current	V <sub>CC</sub> = 3.6V; V <sub>O</sub> = 3.0V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.5	5	μA
I <sub>OZL</sub>	3-State output Low current	V <sub>CC</sub> = 3.6V; V <sub>O</sub> = 0.5V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.5	-5	μA
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.04	0.1	mA
I <sub>CCL</sub>		V <sub>CC</sub> = 3.6V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		3.7	6	
I <sub>CCZ</sub>		V <sub>CC</sub> = 3.6V; Outputs Disabled; V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>5</sup>		0.04	0.1	
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND		0.04	0.4	mA

## NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
- This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100μsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- Unused pins at V<sub>CC</sub> or GND.
- I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

## AC CHARACTERISTICS (3.3V ± 0.3V RANGE)

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF; R<sub>L</sub> = 500Ω; T<sub>amb</sub> = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			V <sub>CC</sub> = 3.3V ± 0.3V			
			MIN	TYP <sup>1</sup>	MAX	
f <sub>max</sub>	Maximum clock frequency	1	250			MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCp to nQx	1	1.0	2.1	3.2	ns
			1.0	2.3	3.2	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	3 4	1.0	2.3	3.8	ns
			1.0	2.0	3.2	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	3 4	1.0	2.7	4.2	ns
			1.0	2.3	3.4	

## NOTE:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(3-State\) 74ALVT16374DL-T"供应商](#)

## DC ELECTRICAL CHARACTERISTICS (2.5V ± 0.2V RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40°C to +85°C			
			MIN	TYP <sup>1</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.3V; I <sub>IK</sub> = -18mA		-0.85	-1.2	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.3 to 3.6V; I <sub>OH</sub> = -100μA	V <sub>CC</sub> -0.2	V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3V; I <sub>OH</sub> = -8mA	1.8	2.1		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 100μA		0.07	0.2	
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 24mA		0.3	0.5	
V <sub>RST</sub>	Power-up output low voltage <sup>7</sup>	V <sub>CC</sub> = 2.7V; I <sub>O</sub> = 1mA; V <sub>I</sub> = V <sub>CC</sub> or GND			0.55	V
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins	0.1	±1	μA
		V <sub>CC</sub> = 0 or 2.7V; V <sub>I</sub> = 5.5V		0.1	10	
		V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>CC</sub>	Data pins <sup>4</sup>	0.1	1	
		V <sub>CC</sub> = 2.7V; V <sub>I</sub> = 0		0.1	-5	
I <sub>OFF</sub>	Off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V		0.1	±100	μA
I <sub>HOLD</sub>	Bus Hold current Data inputs <sup>6</sup>	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 0.7V		90		μA
		V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 1.7V		-10		
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 2.3V		10	125	μA
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	V <sub>CC</sub> ≤ 1.2V; V <sub>O</sub> = 0.5V to V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> ; OE/OE = Don't care		1	100	μA
I <sub>OZH</sub>	3-State output High current	V <sub>CC</sub> = 2.7V; V <sub>O</sub> = 2.3V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.5	5	μA
I <sub>OZL</sub>	3-State output Low current	V <sub>CC</sub> = 2.7V; V <sub>O</sub> = 0.5V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.5	-5	μA
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 2.7V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.04	0.1	mA
I <sub>CCL</sub>		V <sub>CC</sub> = 2.7V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		2.7	4.5	
I <sub>CCZ</sub>		V <sub>CC</sub> = 2.7V; Outputs Disabled; V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>5</sup>		0.04	0.1	
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 2.3V to 2.7V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND		0.04	0.4	mA

## NOTES:

- All typical values are at V<sub>CC</sub> = 2.5V and T<sub>amb</sub> = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
- This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 2.5V ± 0.3V a transition time of 100μsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- Unused pins at V<sub>CC</sub> or GND.
- I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
- Not guaranteed.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

## AC CHARACTERISTICS (2.5V ± 0.2V RANGE)

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF; R<sub>L</sub> = 500Ω; T<sub>amb</sub> = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			V <sub>CC</sub> = 2.5V ± 0.2V			
			MIN	TYP <sup>1</sup>	MAX	
f <sub>max</sub>	Maximum clock frequency	1	150			MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCp to nQx	1	1.5	2.6	4.2	ns
			1.5	2.8	4.5	
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	3 4	1.0	3.4	5.6	ns
			1.0	2.6	4.7	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	3 4	2.0	2.7	4.4	ns
			1.0	2.0	3.3	

## NOTE:

- All typical values are at V<sub>CC</sub> = 2.5V and T<sub>amb</sub> = 25°C.

# 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(S-Data\)](#)  
[查询74ALVT16374DL-T"供应商"](#)

## AC SETUP REQUIREMENTS

GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{\text{amb}} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .


SYMBOL	PARAMETER	WAVEFORM	LIMITS		LIMITS		UNIT
			$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		
			MIN	TYP	MIN	TYP	
$t_{S(H)}$ $t_{S(L)}$	Setup time nDx to nCP	2	1.0 1.5	0 0.4	1.0 1.5	0 0	ns
$t_{H(H)}$ $t_{H(L)}$	Hold time nDx to nCP	2	0.5 0.5	0 0	0.5 0.5	0 0	ns
$t_{W(H)}$ $t_{W(L)}$	nCP pulse width High or Low	1	1.5 1.5		1.5 1.5		ns

## AC WAVEFORMS


$V_M = 1.5V$  for  $V_{CC} \geq 3.0V$ ;  $V_M = V_{CC}/2$  for  $V_{CC} \leq 2.7V$

$V_X = V_{OL} + 0.3V$  for  $V_{CC} \geq 3.0V$ ;  $V_X = V_{OL} + 0.15V$  for  $V_{CC} \leq 2.7V$


$V_Y = V_{OH} - 0.3V$  for  $V_{CC} \geq 3.0V$ ;  $V_Y = V_{OH} - 0.15V$  for  $V_{CC} \leq 2.7V$




**Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency**



**Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level**



**Waveform 2. Data Setup and Hold Times**




**Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level**

# 2.5V/3.3V 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(3-State\) 74ALVT16374DL-T"供应商](#)

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs

### SWITCH POSITION

TEST	SWITCH
$t_{PHZ}/t_{PZH}$	GND
$t_{PLZ}/t_{PZL}$	6V or $V_{CC} \times 2$
$t_{PLH}/t_{PHL}$	open

### DEFINITIONS

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

$V_M = 1.5V$  or  $V_{CC} / 2$ , whichever is less  
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_W$	$t_R$	$t_F$
74ALVT16	3.0V or $V_{CC}$ whichever is less	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$

SW00162


2.5V/3.3V ALVT 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(S State\) 74ALVT16374DL-T"供应商](#)

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT370-1		MO-118AA				93-11-02 95-02-04


2.5V/3.3V ALVT 16-bit edge-triggered D-type flip-flop

74ALVT16374

[\(S State\) 查询"74ALVT16374DL-T"供应商](#)

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



**DIMENSIONS (mm are the original dimensions).**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT362-1		MO-153ED				<del>93-02-03</del> 95-02-10