

[查询"2N5446\(WITHHARDWARE\)"供应商](#)

Triacs
Silicon Bidirectional Triode Thyristors

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Isolated Stud for Ease of Assembly
- Gate Triggering Guaranteed In All 4 Quadrants

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage (T _J = - 65 to +110°C) (Note 1) 1/2 Sine Wave 50 to 60 Hz, Gate Open	V _{DRM}		Volts
*Peak Principal Voltage 2N5444 2N5445 2N5446		200 400 600	
*RMS On-State Current (T _C per Figure 2) (T _C = +100°C) Full Sine Wave, 50 to 60 Hz	I _{T(RMS)}	40 20	Amps
*Peak Non-Repetitive Surge Current (One Full Cycle of surge current at 60 Hz, preceded and followed by a 40 A RMS current, T _C = 100°C)	I _{TSM}	300	Amps
*Peak Gate Power (Pulse Width = 10 μs Max)	P _{GM}	40	Watts
*Average Gate Power	P _{G(AV)}	0.75	Watt
*Peak Gate Current (10 μs Max)	I _{GM}	4	Amps
*Peak Gate Voltage	V _{GM}	30	Volts
*Operating Junction Temperature Range	T _J	- 65 to +110	°C
*Storage Temperature Range	T _{stg}	- 65 to +150	°C
*Stud Torque	—	30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case 2N5444, 2N5445, 2N5446	R _{θJC}	0.9	°C/W

*Indicates JEDEC Registered Data.

Note 1. V_{DRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

2N5444
thru
2N5446

TRIACs
40 AMPERES RMS
200 thru 600 VOLTS



CASE 263-04
STYLE 2
2N5444 thru 2N5446

2N5444 thru 2N5446

查询"2N5446(WITHHARDWARE)"供应商

ELECTRICAL CHARACTERISTICS (T_C = 25°C, and either polarity of MT2 to MT1 voltage, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current (Gate Open, V _D = Rated V _{DRM}) T _C = 25°C T _C = 100°C	I _{DRM}	— —	— 0.5	10 4	μA mA
*Peak On-State Voltage (I _{TM} = 56 A Peak, Pulse Width ≤ 1 ms, Duty Cycle ≤ 2%)	V _{TM}	—	1.65	1.85	Volts
Gate Trigger Current (Continuous dc), Note 1 (Main Terminal Voltage = 12 Vdc, R _L = 50 Ohms) MT2(+), G(+) MT2(+), G(−) MT2(−), G(−) MT2(−), G(+) *MT2(+), G(+); MT2(−), G(−) T _C = −65°C *MT2(+), G(−); MT2(−), G(+) T _C = −65°C	I _{GT}	— — — — —	— — — — —	70 70 70 100 125 240	mA
*Gate Trigger Voltage (Continuous dc) (Main Terminal Voltage = 12 Vdc, R _L = 50 Ohms) MT2(+), G(+) MT2(+), G(−) MT2(−), G(−) MT2(−), G(+) *All Quadrants, T _C = −65°C *Main Terminal Voltage = Rated V _{DRM} = R _L = 10 k ohms, T _C = 100°C	V _{GT}	— — — — — 0.2	— — — — — —	2 2 2 2.5 3.4 —	Volts
*Holding Current (Main Terminal Voltage = 12 Vdc, Gate Open) (Initiating Current = 150 mA) T _C = 25°C *T _C = −65°C	I _H	— —	— —	70 100	mA
*Turn-On Time (Main Terminal Voltage = Rated V _{DRM} , I _{TM} = 56 A, Gate Source Voltage = 12 V, R _S = 12 Ohms, Rise Time = 0.1 μs, Pulse Width = 2 μs)	t _{gt}	—	1	2	μs
*Critical Rate-of-Rise of Commutation Voltage (Rated V _{DRM} , I _{TM} = 40 A, Commutating di/dt = 20 A/ms, gate unenergized) T _C = 65°C	dv/dt(c)	5	30	—	V/μs
Critical Rate-of-Rise of Off State Voltage (Rated V _{DRM} , Exponential Voltage Rise, Gate Open, T _C = 110°C) 2N5444 2N5445 2N5446	dv/dt	50 30 20			V/μs

*Indicates JEDEC Registered Data for 2N5541 thru 2N5446.
Note 1. All voltage polarities referenced to main terminal 1.

2N5444 thru 2N5446

查询"2N5446(WITH HARDWARE)"供应商




FIGURE 2 — RMS CURRENT DERATING




FIGURE 3 — TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 — TYPICAL GATE TRIGGER CURRENT





FIGURE 5 — TYPICAL THERMAL RESPONSE



2N5444 thru 2N5446

查询"2N5446(WITHHARDWARE)"供应商

FIGURE 6 - ON-STATE CHARACTERISTICS




FIGURE 7 - TYPICAL HOLDING CURRENT




FIGURE 8 - MAXIMUM ALLOWABLE SURGE CURRENT

