LTR DOGO DEGENDI MXC-(HURDE) DATE (YRMO-DA) APPROVED REV	REV Image: Constraint of Defense SHEET Image: Constraint of Defense REV Image: Constraint of Defense STANDARD PREV Image: Constraint of Defense Checked by Monool Little State DRAWING STANLABLE Checked by Monool Little State PREV Into an of the State Checked by Monool Little State DRAWING State Checked by Monool Little State DEFENse Brain Checked by Monool Little State Defense Browne State Checked by Monool Little State Defense Browne State Defense Browne State State State State State										REVI	SIONS	5									
REV Image: Constraint of Defense Image: Constraint of Defense Image: Constraint of Defense SHEET Image: Constraint of Defense Image: Constraint of Defense Image: Constraint of Defense Image: Constraint of Defense STANDARD PREPARED BY Memory Defense Image: Constraint of Defense Image: Constraint of Defense Defense Electronics supply center Defaultion of Defense THIS DRAWING IS AVAILABLE FOR USE BY ALL DEFAURDED FOR DEFAURDED FOR DEFAURDED FOR STANDARD CHECKED BY Micro Constraint of Defense Defense Electronics supply center Defaultion of Defense THIS DRAWING IS AVAILABLE FOR USE BY ALL DEFAURDED FOR STANDARD THIS BY Micro Const BY ALL DEFAURDED FOR GEAUNT OF DEFENSE Defense Electronics Supply center Defaultion of Defense DEVICE MONOLITHIC SILICON PROPARAMMABLE LOGIC DEVICE MONOLITHIC SILICON DEFENSE FLOET OF DEFENSE	REV Image: Constraint of the system		T"596	2 05	58701	мхс	<u>)"(# 5</u>		RIPTI	ON						DATE (YR-MO	-DA)		APF	PROVE	ED
SHEET Image: Sheet in the state in th	SHEET Image: Constraint of the second se	查询"5062-0558701MXG"供应商																				
REV Image: Constraint of the sector of the begarment of the sector of the begarment of the begar	REV Image: Constraint of the second constraints of																					
SHEET 15 16 REV 1 2 3 4 5 6 7 8 9 10 11 12 13 14 REV STATUS OF SHEETS REV I	SHEET 15 16 REV Image: Constraint of the state of the sta	REV				1		[[1	ľ
REV STATUS OF SHEETS REV Image: Constraint of the state of th	REV STATUS OF SHEETS REV Image: Constraint of the state of th																					
OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Kenneth Rice PREPARED BY Kenneth Rice DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling CHECKED BY Jeff Bowling MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON MICROCIRCUIT, DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 5062-05587	OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Kenneth Rice PREPARED BY Kenneth Rice DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling APPROVED BY Michael A Frye MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON APPROVED BY Michael A Frye DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 67268 5962-95587	SHEET																				
SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Kenneth Rice PREPARED BY Kenneth Rice DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling CHECKED BY Jeff Bowling MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 96-04-23 MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON	SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Kenneth Rice PREPARED BY Kenneth Rice DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 MICROCIRCUIT DRAWING APPROVED BY Michael A Frye MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON MICROCIRCUIT, DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 96-04-23 MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON MICROCIRCUL DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 5962-95587 AMSC N/A REVISION LEVEL A 67268 5962-95587	SHEET REV	15	16																		
PMIC N/A Kenneth Rice DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 STANDARD MICROCIRCUIT DRAWING CHECKED BY Jeff Bowling CHECKED BY Jeff Bowling THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Michael A Frye MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 5962-95587	PMIC N/A Kenneth Rice DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 STANDARD CHECKED BY Jeff Bowling MICROCIRCUIT Jeff Bowling MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC THIS DRAWING IS AVAILABLE APPROVED BY Michael A Frye FOR USE BY ALL DEPARTMENTS Michael A Frye DEPARTMENTS DRAWING APPROVAL DATE 96-04-23 AMSC N/A REVISION LEVEL SIZE CAGE CODE AMSC N/A REVISION LEVEL A 67268	SHEET REV SHEET REV STATU	s	16		RE	v															
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE CHECKED BY Jeff Bowling MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 5962-95587	STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Jeff Bowling MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE AMSC N/A REVISION LEVEL AMSC N/A	SHEET REV SHEET REV STATU	s	16					1	2	3	4	5	6	7	8	9	10	11	12	13	1,
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Michael A Frye MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON DRAWING APPROVAL DATE 96-04-23 DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 5962-95587	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Michael A Frye MICROCIRCUIT, MEMORY, DIGITAL, CMOS, ELECTRICALLY ERASABLE PROGRAMMABLE LOGIC DEVICE, MONOLITHIC SILICON AMSC N/A DRAWING APPROVAL DATE 96-04-23 SIZE CAGE CODE 67268 AMSC N/A REVISION LEVEL APPROVED BY Michael A Frye SIZE CAGE CODE 67268	SHEET REV SHEET REV STATU OF SHEETS PMIC N/A	S			SH			<u>I</u>	2	3	4	<u> </u>	<u> </u>	SE EL	ECTR		S SUP		1	L	1.
AND AGENCIES OF THE DEPARTMENT OF DEFENSE 96-04-23 SIZE CAGE CODE 5062-05587	AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A REVISION LEVEL AS CAGE CODE REVISION LEVEL AS CAGE CODE 5962-95587	SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO		RD	 	SHI	EET PAREI Kenn	eth Ric	e	2	3	4	<u> </u>	<u> </u>	SE EL	ECTR		S SUP		1	L	1.
5062-05587	AMSC N/A REVISION LEVEL A 67268 5962-95587	SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWII FOR L			-	SHI PRE CHE	EET PAREI Kenn CKED Jeff E	BY BOWling	e	2	3	MIC			SE EL DA			I SUP O 454	PLY C	ENTE	I	
	SHEET 1 OF 16	SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIL FOR U DEPA AND AGE	NDA NDA CIR WII NG IS A VII RTMEN NCIES	RD CUI NG ALL ALL SOF TH	BLE	SHI PRE CHE	EET PAREI Kenn CKED Jeff E PROVE Mich	eth Ric BY Bowling D BY ael A F	e Frye OVAL I	I	3	MIC			SE EL DA DA UIT, M LY ER NOLIT	EMOR ASAR HIC S		I GITA PROC	L, CN RAM	AOS, MABI		GIC


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited

5962-E395-96

查**简"5**962-9558701MXC"供应商

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is be as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

<u>Device type</u>	<u>Generic</u> number	<u>Circuit function</u>	<u>Toggle Speed (Mhz)</u>
01	isplsi 1048C	EECMOS 8,000 gate in-system progrmmable logic device	50

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

	<u>Device class</u>	Device requirements documentation
	м	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
	Q or V	Certification and qualification to MIL-PRF-38535
4	<u>Case outline(s)</u> .	The case outline(s) are as designated in MIL-STD-1835 and as follows:
	<u>Outline letter</u>	Descriptive designator Ierminals Package style

CMGA6-P133 133 х Pin grid array

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/

-0.5 V dc to +7.0 V dc -2.5 V dc to V_{CC} + 1.0 V dc -2.5 V dc to V_{CC} + 1.0 V dc 2.4 W 2/ Lead temperature (soldering, 10 seconds) - - - - - -+300°C Thermal resistance, junction-to-case (θ_{JC}): Case outline X-. See MIL-STD-1835 +175°C 3/ Endurance - - - - -1000 erase/write cycles (minimum) 20 years (minimum)

Stresses	above the	absolute	maximum	rating may	/ cause	permanent	damage	to	the device.	Extended	operation	at	the
maximum l	evels may	degrade p	erforman	ce and aff	ect rel	iability.							

 2/ Must withstand the added P_D due to short circuit test (e.g., IOS).
 3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95587
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A **JUL 94**

1.2.4

9004708 0021009 422 🔳

1.4查路姆····································							
Case operating temperature Range(T _C) Supply voltage range	0 V dc	c minimum to +5.5 V dc max	kîmum				
Input low voltage (VIL)	0.0 V dc	to V _{CC} +1.0 V dc to 0.8 V dc					
1.5 <u>Digital logic testing for device classes Q and V</u> .							
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	- <u>3</u> / percent						
2. APPLICABLE DOCUMENTS							
2.1 <u>Government specification, standards, and handbooks</u> . a part of this drawing to the extent specified herein. Un those listed in the issue of the Department of Defense Inc thereto, cited in the solicitation.	less otherwise s	pecified, the issues of t	hese documents are				
SPECIFICATION							
MILITARY							
MIL-PRF-38535 - Integrated Circuits, Manufacturi	ing, General Spec	cification for.					
STANDARDS							
MILITARY							
MIL-STD-883 - Test Methods and Procedures for Mi MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	icroelectronics.						
HANDBOOKS							
MILITARY							
MIL-HDBK-103 - List of Standard Microcircuit Draw MIL-HDBK-780 - Standard Microcircuit Drawings.	rings (SMD's).						
(Unless otherwise indicated, copies of the specifica Standardization Document Order Desk, 700 Robbins Avenue, Bui	tion, standards ilding 4D, Philad	, and handbooks are av delphia, PA 19111-5094.)	ailable from the				
2.2 <u>Non-Government publications</u> . The following documents Unless otherwise specified, the issues of the documents which cited in the solicitation. Unless otherwise specified, the of the documents cited in the solicitation.	are DoD adopted	are those listed in the i	ssue of the DODISS				
AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)							
ASIM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.							
(Applications for copies of ASTM publications should be a 1916 Race Street, Philadelphia, PA 19103.)	ddressed to the	American Society for Test	ing and Materials,				
ELECTRONICS INDUSTRIES ASSOCIATION (EIA)							
JEDEC Standard No. 17 - A Standardized Test Latch-up in CMOS In		he Characterization of s.					
(Applications for copies should be addressed to the Electr VA 22201.	ronics Industries	Association, 2500 Wilsor	n Blvd., Arlington,				
(Non-Government standards and other publications are n distribute the documents. These documents also may be availa	ormally availab ble in or throug	le from the organization h libraries or other infor	s that prepare or mational services.)				
$\frac{3}{2}$ Values will be added when they become available.							
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95587				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3				
DESC FORM 193A							
	7						

-

-- - - ----

Powered by ICminer.com Electronic-Library Service CopyRight 2003

· · · · · · · ·

F

4

查询"5962-9558701MXC"供应商 2.3 <u>order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M .

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on and figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified in figure 2.

3.2.3.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in screening (see 4.2 herein), or qualification conformance inspection groups A, B, C, or D (see 4.3 herein), the devices shall be programmed by the manufacturer prior to test.

3.2.3.2 Programmed devices. The truth table for programmed devices shall be as specified by an attached altered item drawing.

3.2.4 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix Δ.

Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 Listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

3.11 Processing EEPLDs. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95587
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

9004708 0021011 080 📟

DESC FORM 193A JUL 94

3.11.1 <u>Conditions of the supplied devices</u>. Devices will be supplied in cleared state per truth table in figure 2. No provision with the matter devices.

3.11.2 <u>Writing of EEPLDs</u>. When specified, devices shall be written in accordance with the procedures and characteristics specified in 4.6.

3.11.3 <u>Clearing of EEPLDs</u>. When specified, devices shall be cleared in accordance with the procedures and characteristics specified in 4.7.

3.11.4 <u>Verification of state of EEPLDs</u>. When specified, devices shall be verified as either written to the specified pattern or cleared. As a minimum, verification shall consist of performing a read of the entire array to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure and the device shall be removed from the lot or sample.

3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall be under document control and shall be made availabe upon request.

3.13 <u>Data Retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process changes which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section **1.3** herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with the test data.

4. QUALITY ASSURANCE PROVISIONS

ş

4

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - (2) Devices shall be burned-in containing a pattern that assures all inputs and I/O's are dynamically switched. This pattern must have all cells programmed in a high or low state (not neutralized).
 - (3) The burn-in pattern shall be read before and after burn-in. Devices having any logic array bits not in the proper state shall constitute a device failure and shall be added as failures for PDA calculation.
 - c. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - d. After the completion of all screening, the devices shall be erased and verified prior to delivery.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95587
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DESC FORM 193A JUL 94

9004708 0021012 T17 🖬

查询"5962-9558701MXC"供应商. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions -55°C < Ta < +125°C	Group A subgroups	Device type	Li	mits	Units
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max	
Low level output voltage	V _{OL}	$I_{OL} = 8.0 \text{ mA}, V_{IL} = 0.8 \text{ V}, V_{CC} = 4.5 \text{ V}$	1, 2, 3	ALL		0.4	v
High level output voltage	v _{он}	$I_{OH} = -4.0 \text{ mA}, V_{IL} = 0.8 \text{ V}, V_{CC} = 4.5 \text{ V}$	1, 2, 3	ALL	2.4		v
High level input voltage	٧ _{IH}	V	1, 2, 3	ALL	2.0		v
Low level input voltage	V _{IL}	V	1, 2, 3	ALL		0.8	v
Input or I/O low leakage current	IIL	0 v ≤ v _{in} ≤ 0.8 v	1, 2, 3	ALL		-10	μA
Input or I/O high leakage current	I IH	3.5 V ≤ V _{IN} ≤ V _{CC}	1, 2, 3	ALL		10	μA
I/O active pull-up current <u>2</u> /	I _{PU}	0 V ≤ V _{IN} ≤ V _{IL}	1, 2, 3	ALL		- 150	μA
Output short circuit current <u>3</u> /	Ios	$V_{OUT} = 0.5 V, V_{CC} = 5.0 V, T_A = +25°C$	1	All	-60	-200	mA
Operating power supply current <u>4</u> /	^I cc	$V_{IL} = 0.5 V, V_{IH} = 3.0 V, f = 1.0 MHz$	1, 2, 3	All		260	mA
Dedicated input capacitance	CIN	$V_{IN} = 2.0 V, V_{CC} = 5.0 V,$ $T_A = +25^{\circ}C, f = 1.0 MHz,$ see 4.4.1e	4	ALL		10	pF
I/O and clock capacitance	C _{1/0} , C _Y	$V_{I/O}$, V_{Y} = 2.0 V, V_{CC} = 5.0 V, T _A = +25°C, f = 1.0 MHz, see 4.4.1e	4	All		10	pF
Functional tests		See 4.4.1c	7, 8A, 8B	All			
Data propagation delay, 4PT bypass, ORB bypass	^t PD1	V _{CC} = 4.5 V, see figure 4 5/ <u>6</u> /	9, 10, 11	01		22.0	ns
Data propagation delay, worst case path	t _{PD2}		9, 10, 11	01		26.0	ns
Clock frequency with internal feedback <u>7</u> /	fmax1		9, 10, 11	01		50.3	MHz
Clock frequency with external feedback <u>8</u> /	fmax2		9, 10, 11	01		34.5	MHZ

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-95587
	REVISION LEVEL	SHEET 6

9004708 0021013 953 📟

DESC FORM 193A

ĩ

直印,5902-9550 Test	Symbol	<u> Conditions</u> -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	L 1	imits	Unit
		$-55^{\circ}C \le T_C \le +125^{\circ}C$ 4.5 V $\le V_{CC} \le 5.5$ V unless otherwise specified			Min	Max	1
Clock frequency, maximum toggle <u>9</u> /	fmax3	V _{CC} = 4.5 V, see figure 4 5/ <u>6</u> /	9, 10, 11	01	58.8	1	MHz
GLB register setup time before clock, 4PT bypass	^t su1		9, 10, 11	01	13.0		ns
GLB register clock to delay, ORP bypass	^t co1		9, 10, 11	01		14.0	ns
GLB register hold time after clock, 4PT bypass	t _{H1}		9, 10, 11	01	0		ns
GLB register setup time before clock	t _{su2}		9, 10, 11	01	15.0		ns
GLB register clock to output delay	t _{CO2}		9, 10, 11	01		16	ns
GLB register hold time after clock	t _{H2}		9, 10, 11	01	0		ns
External reset pin to output delay	t _R		9, 10, 11	01		20.5	ns
External reset pulse duration	t _{RPW}		9, 10, 11	01	13.5		ns
Input to output enable	t _{PZH} , t _{PZL}		9, 10, 11	01	<u> </u>	27.5	ns
Input to output disable	t _{PHZ} , t _{PLZ}		9, 10, 11	01		27.5	ns
External synchronous clock pulse duration, high	t _{PWH}		9, 10, 11	01	8.5		ns
External synchronous clock pulse duration, low	^t PWL		9, 10, 11	01	8.5		ns
I/O register setup time before external synchronous clock (Y2, Y3)	t _{SU5}		9, 10, 11	01	3.0		ns
e footnotes at end of	table.						
MICRO		RAWING	IZE A	<u> </u>	<u> </u>	5962	2-95587
	TRONICS S ON, OHIO	SUPPLY CENTER	RE	VISION LE	VEL	SHEET	

ŕ

4

查询"5962-95587		供应商 E I. <u>Electrical performan</u> x	ce characteri	<u>stics</u> -	continued	•			
Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C		hup A Iroups	Device type	Lîm	its	Units	
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specif	ied			Min	Max		
I/O register hold time after external synchronous clock (Y2, Y3)	t _{H5}	V _{CC} = 4.5 V, see figure 4 <u>5</u> /	<u>6</u> / 9, 1	0, 11	01	9.0		ns	
 (12, 13) (17, 13) (17, 15) (17									
		RD DRAWING	SIZE A				5962	2-95587	
DEFENSE ELEC		SUPPLY CENTER		RI	EVISION L	EVEL	SHEET	8	

- - - -

ĩ

Ł

DESC FORM 193A JUL 94

....

9004708 0021015 726 🔳


查询"5962-9558701MXC"供应商


;

	Case	outlir	ne X
--	------	--------	------


Device type	ALL	Device type	ALL	Device type	ALL	Device type	ALL
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 B1 B2 B3 B4 B5 B6 B7 B8 B7 B8 B7 B8 B7 B8 B7 B11 B12 B13 B14 C1 C2 C3 C4 C5 C6 C7 1/ Pins ha	<pre>I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O</pre>	C8 C9 C10 C11 C12 C13 C14 D1 D2 D3 D12 D13 D14 E1 E2 E3 E12 E13 E14 F1 F2 F3 F12 F13 F14 G1 G2 G3 G12 G13 G14 H1 H2 H3 H12 H13 H14 H2 H3 H12 H13 H14	GND I/O I/O I/O I/O I/O I/O I/O I/O	J1 J2 J3 J12 J13 J14 K1 K2 K3 K12 K13 K14 L1 L2 L3 L12 L3 L12 L13 L14 M1 M2 M3 M4 M5 M6 M7 M8 M9 M9 M10 M11 M11 M12 M13 M14 N1 N2 N3 N4 M5	SDI/IN 1/ I/O I/O I/O SCLK/IN 1/ I/O I/O I/O I/O I/O I/O I/O I/O I/O I/	N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P5 P6 P7 P7 P8 P9 P10 P11 P12 P13 P14 P12 P13 P14	I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
	MICROCIRCI	IDARD		sminal connecti SIZE A	<u>ons</u> .		5962-9558
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISION	LEVEL	SHEET 9	

- -






F 1/0



查询"5962-9558701MXC"供应商



Powered by ICminer.com Electronic-Library Service CopyRight 2003

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	(in acco	groups ordance with 5, table III)	
		Device class M	Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)			1, 7, 9	
2	Static burn-in I and II (method 1015)	Not required	Not required	Required	1
3	Same as line 1			1*, 7* 4	<u> </u>
4	Dynamic burn-in (method 1015)	Required	Required	Required	· · · · ·
5	Same as line 1			1*, 7* ۵	
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7 *, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 88, 9, 10,	, 8A, 11
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4** 8A, 8B, 9, 10	, 7, 0, 11
8	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 88, 9, 10, 1	
9	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A,	88
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	
/ Any / Subg / * ir / ** s / & ir valu (see	nk spaces indicate tests or all subgroups may be groups 7, 8A, and 8B fund ndicates PDA applies to s see 4.4.1e. ndicates delta limit (se ues shall be computed with e line 7). 4.4.1d.	combined when using h tional tests shall ver subgroups 1 and 7. e table IIB) shall be	rify the truth table.	fied and the de	lta
	STANDARD CROCIRCUIT DRAWING		SIZE A		5962-9
			REVISIO		

SHEET

13

查询"5962-9558701M 陕地 供应商 lectrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 2/

-

■ 9004708 0021020 093 **■**

DAYTON, OHIO 45444

DESC FORM 193A

JUL 94

查询"5962-9558701MXC"供应商 TABLE IIB. <u>Delta limits at +25°C</u>.

Parameter <u>1</u> /	Device types				
	ALL				
^I oz	± 10% of the specified value in table I				
I IX	± 10% of the specified value in table I				

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125 \cdot C$, minimum.

c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

4.7 <u>Erasure procedures</u>. Erasure procedures shall be as specified by the device manufacturer and shall be made available upon request.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95587
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

DESC FORM 193A JUL 94

9004708 0021021 T2T 🔳

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6. 查询hfRigherConCoontMIXO:"始应.商All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.

6.5 <u>Abbreviations. symbols. and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.


	Symbol	L Conditions 0°C ≤ T _A ≤ +70°C unless otherwise specified		Device	Limits		Units
		unless other	A Stroc Wise specified	type	Min	Ma	x
Programming voltage	V _{CCP}			ALL	4.75	5.25	v
Programming supply current	ICCP			ALL		100	mA
High level input voltage	V _{I HP}	ispER = VIH	L	ALL	2.0	VCCP	v
Low level input voltage	V _{ILP}			ALL	0	0.8	v
Input current	IIP			ALL		200	μA
ligh level output voltage	V _{OHP}			ALL	2.4	V _{CCP}	v
Low level output voltage	V _{OLP}	I _{OH} = -3.2 m	A	ALL	0	0.5	v
Input rise and fall times	t _r , t _f	I _{OL} = 5.0 mA	· · · · · · · · · · · · · · · · · · ·	ALL		0.1	μs
ispEN to output three-state	t _{en}	See figure 5		ALL		10	μs
ispEN to output active	^t dis]		ALL		10	μs
Setup time	t _{su}]		ALL	0.1		μs
Clock to output delay	t _{co}]		ALL	0.1		μs
Hold time	t _h]		ALL	0.1		μs
Clock pulse width, high or low	t _{cikh} , t _{ciki}]		ALL	0.5		μs
Verify pulse width	t _{pwv}]		ALL	20		μs
Programming pulse width	^t ржр]		ALL	40	100	ms
Bulk erase pulse width	t _{bew}]		ALL	200		ms
Reset time from valid V _{CCP}	t _{rst}]		ALL	45		μs

TABLE III. In-system programming voltage/timing characteristics.

DESC FORM 193A JUL 94

••• 9004708 0021022 966 **•••**

查询"5962-9558701MXC"供应商



Powered by ICminer.com Electronic-Library Service CopyRight 2003