

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED

REV																				
SHEET																				
REV																				
SHEET	15	16	17	18																

REV STATUS OF SHEETS	REV																			
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14					

PMIC N/A	PREPARED BY Tin H. Le	DEFENSE SUPPLY CENTER COLUMBUS  COLUMBUS, OHIO 43216
----------	--------------------------	--

<b>STANDARD MICROCIRCUIT DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A	CHECKED BY Charles F. Saffle, Jr.	MICROCIRCUIT, DIGITAL, LOW VOLTAGE CMOS, OCTAL TRANSPARENT D-TYPE LATCH WITH 3- STATE OUTPUTS, MONOLITHIC SILICON
--	--------------------------------------	---

APPROVED BY Monica L. Poelking	DRAWING APPROVAL DATE 97 - 09 - 09
-----------------------------------	---------------------------------------

REVISION LEVEL	SIZE <b>A</b>	CAGE CODE <b>67268</b>	<b>5962-97575</b>
SHEET		1 OF 18	

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E318-97


9004708 0032103 780

[查询"5962-9757501Q2A"供应商](#)

**1. SCOPE**

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54LVC573A	Octal transparent D-type latch with 3-state outputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	<u>Device requirements documentation</u>
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		<b>REVISION LEVEL</b>	<b>SHEET 2</b>

DSCC FORM 2234  
APR 97

9004708 0032104 617

Supply voltage range ( $V_{CC}$ ).....	-0.5 V dc to +6.5 V dc
DC input voltage range ( $V_{IN}$ ).....	-0.5 V dc to +6.5 V dc <u>4/</u>
DC output voltage range ( $V_{OUT}$ )	
Output in the high-impedance or power-off state.....	-0.5 V to 6.5 V <u>4/</u>
Output in the high or low state.....	-0.5 V dc to $V_{CC}$ +0.5 V dc <u>4/ 5/</u>
DC input clamp current ( $I_{IK}$ ) ( $V_{IN} < 0.0$ V).....	-50 mA
DC output clamp current ( $I_{OK}$ ) ( $V_{OUT} < 0.0$ V or $V_{OUT} > V_{CC}$ ).....	$\pm 50$ mA
Continuous output current ( $I_{OUT}$ ) ( $V_{OUT} = 0.0$ to $V_{CC}$ ).....	$\pm 50$ mA <u>5/</u>
Continuous current through $V_{CC}$ or GND.....	$\pm 100$ mA
Maximum power dissipation at $T_A = +55^\circ\text{C}$ (in still air).....	500 m W <u>6/</u>
Storage temperature range ( $T_{STG}$ ).....	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead temperature (soldering, 10 seconds).....	$+300^\circ\text{C}$
Thermal resistance, junction-to-case ( $\theta_{JC}$ ).....	See MIL-STD-1835
Junction temperature ( $T_J$ ).....	$+175^\circ\text{C}$

1.4 Recommended operating conditions. 2/ 3/ 7/

Supply voltage range ( $V_{CC}$ ):	
Operating.....	+2.0 V dc to +3.6 V dc
Data retention only.....	+1.5 V dc
Minimum high level input voltage ( $V_{IH}$ ) ( $V_{CC} = 2.7$ V to 3.6 V).....	+2.0 V
Maximum low level input voltage ( $V_{IL}$ ) ( $V_{CC} = 2.7$ V to 3.6 V).....	+0.8 V
Input voltage range ( $V_{IN}$ ).....	0.0 V to +5.5 V dc
Output voltage range ( $V_{OUT}$ ):	
High or low state.....	0.0 V to $V_{CC}$
3 state.....	0.0 V to 5.5 V
Maximum high level output current ( $I_{OH}$ ):	
$V_{CC} = 2.7$ V.....	-12 mA
$V_{CC} = 3.0$ V.....	-24 mA
Maximum low level output current ( $I_{OL}$ ):	
$V_{CC} = 2.7$ V.....	+12 mA
$V_{CC} = 3.0$ V.....	+24 mA
Input transition rise or fall rate ( $\Delta V/\Delta t$ ).....	0 ns/V to 6 ns/V
Case operating temperature range ( $T_C$ ).....	$-55^\circ\text{C}$ to $+125^\circ\text{C}$

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012).....	XX percent <u>8/</u>
--	----------------------

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .
- 4/ The input and output negative voltage ratings may be exceeded provided that the input and output clamp current ratings are observed.
- 5/ The value of  $V_{CC}$  is provided in the recommended operating conditions table.
- 6/ The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils.
- 7/ Unused inputs must be held high or low to prevent them from floating.
- 8/ Values will be added when they become available.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>	<b>5962-97575</b>
		REVISION LEVEL  SHEET <b>3</b>

**2. APPLICABLE DOCUMENTS**

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

**SPECIFICATION**

**DEPARTMENT OF DEFENSE**

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

**STANDARDS**

**DEPARTMENT OF DEFENSE**

- MIL-STD-883 - Test Methods and Procedures for Microelectronics.
- MIL-STD-973 - Configuration Management.
- MIL-STD-1835 - Microcircuit Case Outlines.

**HANDBOOKS**

**DEPARTMENT OF DEFENSE**

- MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).
- MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

**3. REQUIREMENTS**

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		<b>REVISION LEVEL</b>	<b>SHEET 4</b>

[查询"5962-9757501Q2A"供应商](#)

3.2.5 Ground bounce test circuit and waveforms. The ground bounce test circuit and waveforms shall be as specified on figure 4.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 5

DSCC FORM 2234  
APR 97

■ 9004708 0032107 326 ■

查询"5962-975701Q2A"供应商 TABLE I. Electrical performance characteristics.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T <sub>c</sub> ≤ +125°C +2.0 V ≤ V <sub>CC</sub> ≤ +3.6 V unless otherwise specified	V <sub>CC</sub>	Group A subgroups	Limits 3/		Unit
					Min	Max	
High level output voltage 3006	V <sub>OH</sub>	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND	I <sub>OH</sub> = -100 μA	2.7 V and 3.6 V	1, 2, 3	V <sub>CC</sub> -0.2	V
			I <sub>OH</sub> = -12 mA	2.7 V	1, 2, 3	2.2	
				3.0 V		2.4	
Low level output voltage 3007	V <sub>OL</sub>	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND	I <sub>OH</sub> = 100 μA	2.7 V and 3.6 V	1, 2, 3		0.2
			I <sub>OL</sub> = 12 mA	2.7 V	1, 2, 3		0.4
				I <sub>OL</sub> = 24 mA	3.0 V	1, 2, 3	
Input current high 3010	I <sub>IH</sub>	For input under test, V <sub>IN</sub> = 0.0 V to 5.5 V	3.6 V	1, 2, 3		+5.0	μA
Input current low 3009	I <sub>IL</sub>	For input under test, V <sub>IN</sub> = 0.0 V to 5.5 V	3.6 V	1, 2, 3		-5.0	μA
Offstate leakage current high	I <sub>OFF</sub>	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5 V	0.0V	1, 2, 3		+50.0	μA
Offstate leakage current low	I <sub>OFF</sub>	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5 V	0.0V	1, 2, 3		-50.0	μA
Three-state output leakage current high 3021	I <sub>OZH</sub>	V <sub>OUT</sub> = 5.5 V	3.6 V	1, 2, 3		+15.0	μA
Three-state output leakage current low 3020	I <sub>OZL</sub>	V <sub>OUT</sub> = 0.0 V	3.6 V	1, 2, 3		-15.0	μA
Quiescent supply current 3005	I <sub>CC</sub>	For all inputs, V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OUT</sub> = 0.0 A	3.6 V	1, 2, 3		10.0	μA
		For all inputs, 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V I <sub>OUT</sub> = 0.0 A 4/				10.0	
Quiescent supply current delta TTL input levels 3005	ΔI <sub>CC</sub>	For input under test, V <sub>IN</sub> = V <sub>CC</sub> -0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V and 3.6 V	1, 2, 3		500.0	μA

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000**

**SIZE  
A**

**5962-97575**

REVISION LEVEL

SHEET

**6**

DSCC FORM 2234  
APR 97

9004708 0032108 262

查询"5962-9757501Q2A"供应商 I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T <sub>C</sub> ≤ +125°C +2.0 V ≤ V <sub>CC</sub> ≤ +3.6 V unless otherwise specified		V <sub>CC</sub>	Group A subgroups	Limits 3/		Unit
						Min	Max	
Input capacitance 3012	C <sub>IN</sub>	T <sub>C</sub> = +25°C, V <sub>IN</sub> = V <sub>CC</sub> or GND See 4.4.1c		3.3 V	4		12.0	pF
Output capacitance 3012	C <sub>OUT</sub>	T <sub>C</sub> = +25°C, V <sub>OUT</sub> = V <sub>CC</sub> or GND See 4.4.1c		3.3 V	4		12.0	pF
Power dissipation capacitance per buffer driver	C <sub>PD</sub>	C <sub>L</sub> = 50 pF min f = 10 MHz See 4.4.1c	Outputs enabled	3.0 V and 3.6 V	4		48.0	pF
Low level ground bounce noise	V <sub>OLP</sub> 5/	V <sub>IH</sub> = 2.7 V, V <sub>IL</sub> = 0.0 V T <sub>A</sub> = +25°C See 4.4.1d See figure 4		3.0 V	4		1200	mV
Low level ground bounce noise	V <sub>OLV</sub> 5/			3.0 V	4		- 1000	mV
High level V <sub>CC</sub> bounce noise	V <sub>OHP</sub> 5/			3.0 V	4		500	mV
High level V <sub>CC</sub> bounce noise	V <sub>OHV</sub> 5/			3.0 V	4		- 1000	mV
Functional test 3014	6/	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> Verify output V <sub>O</sub> See 4.4.1b		1.5 V 2.0 V 2.7 V 3.6 V	7, 8	L	H	
Propagation delay time, D to Q	t <sub>PLH</sub> , t <sub>PHL</sub> 7/	C <sub>L</sub> = 50 pF minimum See figure 5		3.0 V and 3.6 V	9	1.0	6.9	ns
				2.7 V	10,11		7.7	
Propagation delay time, LE to Q	t <sub>PLH</sub> , t <sub>PHL</sub> 7/	C <sub>L</sub> = 50 pF minimum See figure 5		3.0 V and 3.6 V	9	1.0	7.7	ns
				2.7 V	10,11		8.4	
Enable time, $\overline{\text{OE}}$ to Q	t <sub>PZL</sub> , t <sub>PZH</sub> 7/	C <sub>L</sub> = 50 pF minimum See figure 5		3.0 V and 3.6 V	9	1.0	6.7	ns
				2.7 V	10,11		8.5	
Disable time, $\overline{\text{OE}}$ to Q	t <sub>PLZ</sub> , t <sub>PHZ</sub> 7/	C <sub>L</sub> = 50 pF minimum See figure 5		3.0 V and 3.6 V	9	0.5	6.6	ns
				2.7 V	10,11		7.0	

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000**

**SIZE  
A**

**5962-97575**

REVISION LEVEL

SHEET

**7**

DSCC FORM 2234  
APR 97

9004708 0032109 1T9

查询"5962-9757501Q2A"供应商. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T <sub>c</sub> ≤ +125°C +2.0 V ≤ V <sub>cc</sub> ≤ +3.6 V unless otherwise specified	V <sub>cc</sub>	Group A subgroups	Limits 3/		Unit
					Min	Max	
Pulse duration LE high	t <sub>w</sub>	C <sub>L</sub> = 50 pF minimum See figure 5	3.0 V and 3.6 V	9	3.3		ns
			2.7 V	10,11	3.3		
Setup time data before LE ↓	t <sub>su</sub>	C <sub>L</sub> = 50 pF minimum See figure 5	3.0 V and 3.6 V	9	2.0		ns
			2.7 V	10,11	2.0		
Hold time data after LE ↓	t <sub>h</sub>	C <sub>L</sub> = 50 pF minimum See figure 5	3.0 V and 3.6 V	9	2.5		ns
			2.7 V	10,11	2.5		

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000**

**SIZE  
A**

**5962-97575**

REVISION LEVEL

SHEET  
**8**

DSCC FORM 2234  
APR 97

■ 9004708 0032110 910 ■



查询"5962-9757501Q2A"供应商. Electrical performance characteristics - Continued

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g.  $\Delta I_{CC}$ ), utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all  $I_{CC}$  and  $\Delta I_{CC}$  tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated,  $V_{IN} \leq V_{IL}$  or  $V_{IN} \geq V_{IH}$ . The values to be used for  $V_{IH}$  and  $V_{IL}$  shall be the  $V_{IH}$  minimum and  $V_{IL}$  maximum values listed in section 1.4 herein.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 4/ This applies in the disabled state only.
- 5/ This test is for qualification only. Ground and  $V_{CC}$  bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500 $\Omega$  of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from  $V_{CC}$  to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and  $V_{CC}$  bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50 $\Omega$  input impedance.  
  
The device inputs shall be conditioned such that all outputs are at a high nominal  $V_{OH}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OH}$  as all other outputs possible are switched from  $V_{OH}$  to  $V_{OL}$ .  $V_{OHV}$  and  $V_{OHP}$  are then measured from the nominal  $V_{OH}$  level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OL}$  to  $V_{OH}$ .  
  
The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OL}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OL}$  as all other outputs possible are switched from  $V_{OL}$  to  $V_{OH}$ .  $V_{OLP}$  and  $V_{OLV}$  are then measured from the nominal  $V_{OL}$  level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OH}$  to  $V_{OL}$ .
- 6/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances per MIL-STD-883, may be incorporated. For outputs,  $L \leq V_{ILmax}$ ,  $H \geq V_{IHmin}$ .
- 7/ For propagation delay tests, all paths must be tested.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 9

DSCC FORM 2234  
APR 97

■ 9004708 0032111 857 ■

Device type	01
Case outlines	R, S, 2
Terminal number	Terminal symbol
1	OE
2	1D
3	2D
4	3D
5	4D
6	5D
7	6D
8	7D
9	8D
10	GND
11	LE
12	8Q
13	7Q
14	6Q
15	5Q
16	4Q
17	3Q
18	2Q
19	1Q
20	Vcc

FIGURE 1. Terminal connections.

(each Latch )

Inputs			Output
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

- H = High voltage level
- L = Low voltage level
- X = Irrelevant
- Q<sub>0</sub> = The level of Q<sub>0</sub> before the indicated steady-state input conditions were established

FIGURE 2. Truth table.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 10





FIGURE 3. Logic diagram.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET <b>11</b>

DSCC FORM 2234  
APR 97

■ 9004708 0032113 62T ■



**NOTES:**

1.  $C_L$  includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
2.  $R_L = 450 \Omega \pm 1$  percent, chip resistor in series with a 50 $\Omega$  termination. For monitored outputs, the 50 $\Omega$  termination shall be the 50 $\Omega$  characteristic impedance of the coaxial connector to the oscilloscope.
3. Input signal to the device under test:
  - a.  $V_{IN} = 0.0$  V to 2.7 V; duty cycle = 50 percent;  $f_{IN} \geq 1$  MHz.
  - b.  $t_r, t_f = 3.0$  ns  $\pm 1.0$  ns. For input signal generators incapable of maintaining these values of  $t_r$  and  $t_f$ , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the  $\pm 1.0$  ns tolerance and guaranteeing the results at 3.0 ns  $\pm 1.0$  ns; skew between any two switching inputs signals ( $t_{sk}$ ):  $\leq 250$  ps.

FIGURE 4. Ground bounce test circuit and waveforms.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 12





FIGURE 5. Switching waveforms and test circuit

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 13

DSCC FORM 2234  
APR 97

9004708 0032115 4T2



NOTES:

1. When measuring  $t_{PLZ}$  and  $t_{PZL}$ ,  $S1 = 6.0 V$ .
2. When measuring  $t_{PHZ}$ ,  $t_{PZH}$ ,  $t_{PLH}$ , and  $t_{PHL}$ :  $V_{S1} = \text{open}$ .
3. The  $t_{PZL}$  and  $t_{PLZ}$  reference waveform is for the output under test with internal conditions such that the output is at  $V_{OL}$  except when disabled by the output enable control. The  $t_{PZH}$  and  $t_{PHZ}$  reference waveform is for the output under test with internal conditions such that the output is at  $V_{OH}$  except when disabled by the output enable control.
4.  $C_L = 50 \text{ pF}$  minimum or equivalent (includes test jig and probe capacitance).
5.  $R_L = 500 \Omega$  or equivalent.
6.  $R_T = 500 \Omega$  or equivalent.
7. Input signal from pulse generator:  $V_{IN} = 0.0 V$  to  $2.7 V$ ;  $PRR \leq 10 \text{ MHz}$ ;  $t_r = 2.5 \text{ ns}$ ;  $t_f = 2.5 \text{ ns}$ ;  $t_r$  and  $t_f$  shall be measured from  $0.27 V$  to  $2.43 V$  and from  $2.43 V$  to  $0.27 V$ , respectively; duty cycle = 50 percent.
8. Timing parameters shall be tested at a minimum input frequency of  $1 \text{ MHz}$ .
9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET <b>14</b>

DSCC FORM 2234  
APR 97

9004708 0032116 339

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.

(2)  $T_A = +125^\circ\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

b. Interim and final electrical test parameters shall be as specified in table II herein.

c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.3.1 Electrostatic discharge sensitivity qualification inspection. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 15

DSCC FORM 2234  
APR 97

■ 9004708 0032117 275 ■

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	---	---	1
Final electrical parameters (see 4.2)	1/ 1, 2, 3, 7, 8, 9, 10, 11	1/ 1, 2, 3, 7, 8, 9, 10, 11	2/ 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.  
2/ PDA applies to subgroups 1 and 7.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c.  $C_{IN}$ ,  $C_{OUT}$ , and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  and  $C_{OUT}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz.  $C_{PD}$  shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. The DC bias for the pin under test ( $V_{BIAS}$ ) = 2.5 V or 3.0 V. For  $C_{IN}$ ,  $C_{OUT}$ , and  $C_{PD}$ , test all applicable pins on five devices with zero failures.

For  $C_{IN}$  and  $C_{OUT}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the  $C_{IN}$  and  $C_{OUT}$  tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 16



Tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture.  $V_{OLP}$ ,  $V_{OLV}$ ,  $V_{OHP}$ , and  $V_{OHV}$  shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each  $V_{OLP}$ ,  $V_{OLV}$ ,  $V_{OHP}$ , and  $V_{OHV}$  from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each  $V_{OLP}$ ,  $V_{OLV}$ ,  $V_{OHP}$ , and  $V_{OHV}$  from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For  $V_{OHP}$ ,  $V_{OHV}$ ,  $V_{OLP}$ , and  $V_{OLV}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the  $V_{OHP}$ ,  $V_{OHV}$ ,  $V_{OLP}$ , and  $V_{OLV}$  tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125^\circ\text{C}$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000</b>	<b>SIZE A</b>		<b>5962-97575</b>
		REVISION LEVEL	SHEET 17

查询"5962-9757501Q2A"供应商

b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$ , after exposure, to the subgroups specified in table II herein.

c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 Voltage and current. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

**STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000**

**SIZE  
A**

**5962-97575**

**REVISION LEVEL**

**SHEET**

**18**

DSCC FORM 2234  
APR 97

■ 9004708 0032120 86T ■

DATE: 97 - 09 - 09

Approved sources of supply for SMD 5962-97575 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-9757501QRA	01295	SNJ54LVC573AJ
5962-9757501QSA	01295	SNJ54LVC573AW
5962-9757501Q2A	01295	SNJ54LVC573AFK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ **Caution.** Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

01295

Vendor name and address

Texas Instruments Incorporated  
 13500 N. Central Expressway  
 P.O. Box 655303  
 Dallas, TX 75265  
 Point of contact: I-20 at FM 1788  
 Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.