# FAIRCHILD

SEMICONDUCTOR

# **MM74HCT14** Hex Inverting Schmitt Trigger

### **General Description**

The MM74HCT14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads.

The 74HCT logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\mbox{CC}}$  and ground.

#### **Features**

- Typical propagation delay: 13 ns
- Wide power supply range: 2–6V
- Low quiescent current: 10 μA maximum
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Typical hysteresis voltage: 0.9V at V<sub>CC</sub> = 4.5V
- TTL, LS pin-out and input threshold compatible

September 1983


Revised January 2005

# **Ordering Codes:**

Order Number Package Package Description		Package Description
MM74HCT14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT14MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT14SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

### **Connection Diagram**



© 2005 Fairchild Semiconductor Corporation DS500059

$\mathbf{\nabla}$
~
F
C
I
4
~
~
5
~

### Absolute Maximum Ratings(Note 1) (Note 2)

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> + 1.5V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}^{} + 0.5 \text{V}$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	± 20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	± 25 mA
DC $V_{CC}$ or GND Current, per pin (I_{CC})	± 50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range $(T_A)$	-40	+85	°C
<b>Note 1:</b> Absolute Maximum Ratings are those age to the device may occur.	values be	eyond whi	ch dam-

Note 2: Unless otherwise specified all voltages are referenced to ground.

## DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> =	= 25°C	$T_A = -40$ to $85^{\circ}C$	Units
Symbol		Conditions	V CC	Тур	Guar	anteed Limits	Units
V <sub>T+</sub>	Positive Going	Minimum	4.5V	1.5	1.2	1.2	V
	Threshold Voltage		5.5V	1.7	1.4	1.4	V
		Maximum	4.5V	1.5	1.9	1.9	V
			5.5V	1.7	2.1	2.1	V
V <sub>T-</sub>	Negative Going	Minimum	4.5V	0.9	0.5	0.5	V
	Threshold Voltage		5.5V	1.0	0.6	0.6	V
		Maximum	4.5V	0.9	1.2	1.2	V
			5.5V	1.0	1.4	1.4	V
V <sub>H</sub>	Hysteresis Voltage	Minimum	4.5V	0.6	0.4	0.4	V
			5.5V	0.7	0.4	0.4	V
		Maximum	4.5V	0.6	1.4	1.4	V
			5.5V	0.7	1.5	1.5	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IL}$					
	Output Voltage	I <sub>OUT</sub>   = 20 μA		V <sub>CC</sub>	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$		4.2	3.98	3.84	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$		5.2	4.98	4.98	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$					
	Voltage	I <sub>OUT</sub>   = 20 μA		0	0.1	0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$		0.2	0.26	0.33	V
		I <sub>OUT</sub>   = 4.8 mA, V <sub>CC</sub> = 5.5V		0.2	0.26	0.33	V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND					
		V <sub>IH</sub> or V <sub>IL</sub>			±0.1	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	5.5)/		1.0	10	μΑ
	Supply Current	$I_{OUT} = 0 \ \mu A$	5.5V	v			
		V <sub>IN</sub> =2.4V or 0.5V (Note 3)	5.5V		2.4	2.4	mA

Note 3: For a power supply of 5V  $\pm$  10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>O2</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Symbol	$_{\rm A}$ = 25°C, C <sub>L</sub> = 15 pF, t <sub>r</sub> = t <sub>f</sub> = 6 ns Parameter	Conditions		Тур	Guaranteed Limit	Units
PHL, t <sub>PLH</sub>	Maximum Propagation Delay			10	18	ns
AC Elec	ctrical Characteristics 0%, $C_L = 50 \text{ pF}$ , $t_r = t_f = 6 \text{ ns}$ (unless of	-				
Symbol	Parameter	Conditions	T <sub>A</sub> = Typ	± 25° Gu	T <sub>A</sub> = -40 to 85°C aranteed Limits	Units
PHL, t <sub>PLH</sub>	Maximum Propagation Delay			20	25	ns
'LH, t <sub>THL</sub>	Maximum Output Rise and Fall Time		9	15	19	ns
PD	Power Dissipation Capacitance (Note 4)	(per gate)		25		pF
PIN	Maximum Input Capacitance		5	10	10	pF
	1.0 0,0 0,0 0,0 0,0 0,0 0,0 0,0 0,0 0,0 0	1	PROPAGATION DELAY (ns) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3.0	4.0 5.0 6.0	
Typical	POWER SUPPLY VOLTAGE (V) Applications		V <sub>CC</sub>	POWER SUPI	PLY VOLTAGE (V)	
	Low Power Oscillator		ν <sub>τ</sub> , ν <sub>τ</sub> ,			
	$t_2 \approx RC \ln \frac{V_{CC} - V_{T-}}{V_{CC} - V_{T+}}$ $f \approx \frac{1}{\frac{RC \ln \frac{V_{T+} (V_{CC} - V_{T-})}{V_{T-} (V_{CC} - V_{T+})}}$	<b>Note</b> : The eq	V <sub>cc</sub> —	$t_2$ $t_1$ $v_{out}$ $t_1+t_2>>t_{pd}$	s t	

