


8834750 TAG SEMICONDUCTORS LTD

63C 00778 DT-25-11

查询"Z0105BA"供应商

TAG SEMICONDUCTORS LTD


**Z0105BA –  
Z0105NA TRIACS**
**1.0 A 200–800 V  
5/5/5/5 mA**

The Z0105 series of TRIAC's are high performance PNPN devices diffused with TAG's proprietary Top Glass™ Process. These parts are intended for general purpose applications where logic compatible gate sensitivity is required.

**Absolute Maximum Ratings** TA = 25 °C unless otherwise noted

Parameter	Part Nr.	Symbol	Min.	Max.	Unit	Test Conditions
Repetitive Peak Off State Voltage	Z0105BA	V <sub>DRM</sub>	200		V	
	Z0105DA		400		V	T <sub>j</sub> = -40 °C to 125 °C
	Z0105MA		600		V	R <sub>GK</sub> = 1 kΩ
	Z0105NA		800		V	
On-State Current		I <sub>T</sub> (RMS)	0.8		A	All Conduction Angles T <sub>C</sub> = 50 °C
Nonrept. On-State Current		I <sub>TSM</sub>	22		A	Half Cycle, 60 Hz
Nonrept. On-State Current		I <sub>TSM</sub>	20		A	Half Cycle, 50 Hz
Fusing Current		I <sub>t</sub>	2		A <sup>2</sup> s	t = 10 ms
Peak Reverse Gate Voltage		V <sub>GRM</sub>	8		V	
Peak Gate Current		I <sub>GM</sub>	1.2		A	10 µs max.
Peak Gate Dissipation		P <sub>GM</sub>	3		W	10 µs max.
Gate Dissipation		P <sub>G(AV)</sub>	0.2		W	20 ms max.
Operating Temperature		T <sub>j</sub>	-40	125	°C	
Storage Temperature		T <sub>stg</sub>	-40	150	°C	
Soldering Temperature		T <sub>sld</sub>		250	°C	1.6 mm from case, 10 s max.

**Electrical Characteristics** TA = 25 °C unless otherwise noted
**Z01**

Parameter	Symbol	Min.	Max.	Unit	Test Conditions
Off-State Leakage Current	I <sub>DRM</sub>	200	µA	V <sub>D</sub> = V <sub>DRM</sub> R <sub>GK</sub> = 1 kΩ T <sub>j</sub> = 125 °C	
Off-State Leakage Current	I <sub>DRM</sub>	5	µA	V <sub>D</sub> = V <sub>DRM</sub> R <sub>GK</sub> = 1 kΩ T <sub>j</sub> = 25 °C	
On-State Voltage	V <sub>T</sub>	1.26	V		at I <sub>T</sub> = 1.2 A, T <sub>j</sub> = 25 °C
On-State Threshold Voltage	V <sub>T(TO)</sub>	0.95	V		T <sub>j</sub> = 125 °C
On-State Slope Resistance	R <sub>T</sub>	200	mΩ		T <sub>j</sub> = 125 °C
Gate Trigger Current	I <sub>GT</sub> I+ (1)	5	mA	V <sub>D</sub> = 12 V	
	I <sub>GT</sub> I- (2)	5	mA	V <sub>D</sub> = 12 V	
	I <sub>GT</sub> III- (3)	5	mA	V <sub>D</sub> = 12 V	
	I <sub>GT</sub> III+ (4)	5	mA	V <sub>D</sub> = 12 V	
Gate Trigger Voltage	V <sub>GT</sub>	2	V	V <sub>D</sub> = 12 V	All Quadrants
Holding Current	I <sub>H</sub>	5	mA	R <sub>GK</sub> = 1 kΩ	
Critical Rate of Voltage Rise	dV/dt	30	V/µs	V <sub>D</sub> = .67 x V <sub>DRM</sub> R <sub>GK</sub> = 1 kΩ T <sub>j</sub> = 125 °C	
Critical Rate of Rise, Off-State	dV/dt <sub>c</sub>	1	V/µs	I <sub>T</sub> = 0.8 A di/dt = 0.35 A/ms T <sub>C</sub> = 50 °C	
Gate Controlled Delay Time	t <sub>gd</sub>	2.5	µs	I <sub>G</sub> = 25 mA di/dt = 0.25 A/µs	
Thermal Resistance junc. to case	R <sub>θjc</sub>	90	K/W		
Thermal Resistance junc. to amb.	R <sub>θja</sub>	180	K/W		