

Dual Channel x1 PCIe Redriver/Equalizer

Check for Samples: [SN65LVPE501](#)

FEATURES

- Single Lane PCIe Equalizer/Redriver
- Support for Both PCIe Gen I (2.5Gbps) and Gen II (5.0 Gbps) Speed
- Selectable Equalization, De-emphasis and Output Swing Control
- Integrated Termination
- Hot-Plug Capable
- Receiver Detect
- Low Power:
 - 330mW(TYP), $V_{CC} = 3.3V$
- Auto Low Power Modes:
 - 5mW (TYP) When no Connection Detected
 - 70mW (TYP) When in Auto-Low Power Mode

- Excellent Jitter and Loss Compensation Capability:
 - 30" of 6 mil Stripline on FR4
- Small Foot Print – 24 Pin 4 × 4 QFN Package
- High Protection Against ESD Transient
 - HBM: 3,000 V
 - CDM: 1,500 V
 - MM: 200 V

APPLICATIONS

- PC MB, Docking Stations, Backplane and Cabled Application

DESCRIPTION

The SN65LVPE501 is a dual channel, single lane PCIe redriver and signal conditioner supporting data rates of up to 5.0Gbps. The device complies with PCIe spec revision 2.1.

Programmable EQ, De-Emphasis and Amplitude Swing

The SN65LVPE501 is designed to minimize the signal degradation effects such as crosstalk and inter-symbol interference (ISI) that limits the interconnect distance between two devices. The input stage of each channel offers selectable equalization settings that can be programmed to match loss in the channel. The differential outputs provide selectable de-emphasis to compensate for the anticipated distortion PCIe signal will experience. Level of de-emphasis will depend on the length of interconnect and its characteristics. Both equalization and de-emphasis levels are controlled by the setting of signal control pins EQ1, EQ2 and DE1, DE2.

To provide additional control of signal integrity in extended backplane applications LVPE501 provides independent output amplitude control for each channel. See [Table 2](#) for setting details.

Device PowerOn

Device initiates internal power-on reset after V_{CC} has stabilized. External reset can also be applied at anytime by toggling RST pin. External reset is recommended after every device power-up. When RST is driven high, the device samples the state of EN_RXD, if it is set H device enters Rx.Detect state where each channel will perform Rx.Detect function (as described in PCIe spec). If EN_RXD is set L, automatic RX detect function is disabled and both channels are enabled with their termination set to Z_{DC_RX} .

Receiver Detection

While EN_RXD pin is H and device is not in sleep mode (\overline{RST} is H), SN65LVPE501 performs RX.Detect on both channels indefinitely until remote termination is detected on both channels. Automatic Rx detection feature can be forced off by driving EN_RXD low. In this state both channels input termination are set to Z_{DC_RX} .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2010, Texas Instruments Incorporated





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION CONTINUED

Sleep (Shut_Down) Mode

This is low power state triggered by $\overline{\text{RST}} = \text{L}$. In sleep mode receiver termination resistor for each of the two channels is switched to $Z_{\text{RX-HIGH_IMP}}$ of $>50 \text{ K}\Omega$ and transmitters are pulled to Hi-Z state. Device power is reduced to $<1\text{mW}$ (TYP). To get device out of sleep mode $\overline{\text{RST}}$ is toggled L-H.

Electrical Idle Support

A link is in an electrical idle state when the TX_{\pm} voltage is held at a steady constant value like the common mode voltage. SN65LVPE501 detects an electrical idle state when RX_{\pm} input voltage of the associated channel falls below $V_{\text{EID_TH}}$ min. After detection of an electrical idle state in a given channel the device asserts electrical idle state in its corresponding TX. When RX_{\pm} voltage exceeds $V_{\text{EID_TH}}$ max, normal device operation is restored and output starts passing input signal. Electrical idle exit and entry time is specified at $\leq 6\text{ns}$.

Electrical idle support is independent for each channel.

Power Save Features

The device supports three power save modes as described below.

1. Sleep (Shut_Down) Mode

This mode can be enabled from any state (Rx detect or active) by driving $\overline{\text{RST}} = \text{L}$. In this state both channels have their termination set to $Z_{\text{RX-HIGH_IMP}}$ and outputs are at Hi-Z. Device power is 1mW (MAX)

2. Auto Low Power Mode

This mode is enabled when PS pin is tied H and device is in active mode. In this mode anytime $V_{\text{in_diff_pp}}$ falls below selected $V_{\text{EID_TH}}$ for a *given channel* and stays below $V_{\text{EID_TH}}$ for $>1\mu\text{s}$ (TYP), the associated CH will enter auto low power (ALP) mode where power/CH will be reduced to $<1/3^{\text{rd}}$ of normal operating power/CH or about 70mW under typical voltage of 3.3V when ALP conditions are met for both channels. A CH will exit ALP mode whenever $V_{\text{in_diff_pp}}$ exceeds max $V_{\text{EID_TH}}$ for that channel. Exit latency is 30ns max. To use this mode link latency will need to account for the ALP exit time for N_FTS. ALP mode is handled by each channel independently based on its input differential signal level. This mode can be disabled by leaving PS as NC or tying PS to GND via $4.7\text{k}\Omega$.

3. Cable Disconnect Mode

This mode is activated when $\overline{\text{RST}}$ is H, $\text{EN_RXD} = \text{H}$, and no termination is detected by either channel. Device is in the Rx.Detect state whereby it is continuously performing Rx.Detect on both channels. In this state total power consumed by device is typically $<3\%$ of normal active power. Or $<10\text{mW}$ (MAX).

Beacon Support

With its broadband design, the SN65LVPE501 supports low frequency Beacon signal (as defined by PCIe 2.1 spec) used to indicate wake-up event to the system by a downstream device when in L2 power state. All requirements for a beacon signal as specified in PCI Express specification 2.1 must be met for device to pass beacon signals.

Devic Power

The SN65LVPE501 is designed to operate from a single 3.3V supply. Always practice proper supply sequencing procedure. Apply V_{CC} first before any input control pin signals are applied to the device. Power-down sequence is in reverse order.





Figure 1. SN65LVPE501 Typical Applications




Figure 2. Data Flow Block Diagram



Split System**Enclosed System**

Figure 3. Typical Implementation

Table 1. Pin Description

| PIN | | | |
|------------------------------------|----------|-----------|---|
| NUMBER | NAME | I/O TYPE | DESCRIPTION |
| HIGH SPEED DIFFERENTIAL I/O PINS | | | |
| 8 | RX1+ | I, CML | Non-inverting and inverting CML differential input for CH 1 and CH 2. These pins are tied to an internal voltage bias by dual termination resistor circuit. |
| 9 | RX1– | I, CML | |
| 20 | RX2+ | I, CML | |
| 19 | RX2– | I, CML | |
| 23 | TX1+ | O, CML | Non-inverting and inverting CML differential output for CH 1 and CH 2. These pins are internally tied to voltage bias by termination resistors. |
| 22 | TX1– | O, CML | |
| 11 | TX2+ | O, CML | |
| 12 | TX2– | O, CML | |
| DEVICE CONTROL PIN ⁽¹⁾ | | | |
| 5 | EN_RXD | I, LVCMOS | Sets device operation modes per Table 2 . Internally pulled to VCC |
| 14 | PS | I, LVCMOS | Select auto-low power save mode per Table 2 . Internally pulled to GND |
| 7 | RST | I, LVCMOS | Reset device, input active Low. Internally pulled to VCC |
| 24 | RSVD | I, LVCMOS | Reserved for factory test. Must be connected to GND |
| SIGNAL CONTROL PINS ⁽²⁾ | | | |
| 3,16 | DE1, DE2 | I, LVCMOS | Selects de-emphasis settings for CH 1 and CH 2 per Table 2 . Internally tied to V _{CC} /2 |
| 2,17 | EQ1, EQ2 | I, LVCMOS | Selects equalization settings for CH 1 and CH 2 per Table 2 . Internally tied to V _{CC} /2 |
| 4, 15 | OS1, OS2 | I, LVCMOS | Selects output amplitude for CH 1 and CH 2 per Table 2 . Internally tied to V _{CC} /2 |
| POWER PINS | | | |
| 1,13 | VCC | Power | Positive supply should be 3.3V ± 10% |
| 6,10,18,21 | GND | Power | Supply ground |

(1) When not used can be left as NC or connected to V_{CC}/GND via 4.7k Ω resistor.

(2) Internally biased to $V_{CC}/2$ with >200k Ω pullup/pulldown. When 3-state pins are left as NC board leakage at the pin pad must be <1 μA otherwise drive to $V_{CC}/2$ to assert mid-level state.

Table 2. Signal Control Pin Setting

| OSx | | TRANSITION BIT AMPLITUDE (TYP mVpp) | |
|--------------------------|-------------------------------|---|------------------------------|
| NC | | 1000 | |
| 0 | | 875 | |
| 1 | | 1100 | |
| DEx⁽¹⁾ | OSx⁽¹⁾ = NC | OSx⁽¹⁾ = 0 | OSx⁽¹⁾ = 1 |
| NC | –3.7 dB | –2.5 dB | –4.6 dB |
| 0 | –6.4 dB | –5.5 dB | –6.6 dB |
| 1 | –9.4 dB | –9.5 dB | –8.7 dB |
| EQx⁽¹⁾ | | EQUALIZATION dB (At GenII Speed) | |
| NC | | 0 | |
| 0 | | 7 | |
| 1 | | 15 | |
| EN_RXD | | DEVICE FUNCTION | |
| 0 | | Set input termination to Z _{DC_RX} and disable Rx. Detect | |
| 1 | | Perform Rx.Detect (default , internally pulled to Vcc) | |
| RST | | DEVICE FUNCTION | |
| 0 | | Device in quiescent state and inputs set to Hi-Z | |
| 1 | | Device not in shut_down mode (default , internally pulled to Vcc) | |
| PS | | DEVICE FUNCTION | |
| 0 | | Auto-low power mode disabled (default , internally pulled to GND) | |
| 1 | | Auto-low power mode enabled | |

(1) Applies to Channel 1 and Channel 2 at 2.5 GHz.




Figure 4. Flow-Through Pin-Out

ORDERING INFORMATION⁽¹⁾

| PART NUMBER | PART MARKING | PACKAGE |
|-----------------|--------------|-------------------------|
| SN65LVPE501RGER | LVPE501 | 24-pin RGE Reel (large) |
| SN65LVPE501RGET | LVPE501 | 24-pin RGE Reel (small) |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | UNIT / VALUES |
|-------------------------------------|--|---------------------------------|
| Supply Voltage Range ⁽²⁾ | V _{CC} | –0.5 V to 4 V |
| Voltage Range | Differential I/O | –0.5V to 4 V |
| | Control I/O | –0.5 V to V _{CC} + 0.5 |
| Electrostatic Discharge | (Human Body Model) QSS 009-105 (JESD22-A114B) | ±3000 V |
| | (Charged Device Model) QSS 009-147 (JESD22-C101-A) | ±1500 V |
| | (Machine Model) JESD22-A115-A | ±200 V |
| Continuous power dissipation | | See Thermal Information Table |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to network ground terminal.

THERMAL INFORMATION

| THERMAL METRIC ⁽¹⁾ | | SN65LVPE501 | UNITS |
|-------------------------------|---|-------------|-------|
| | | RGE | |
| | | 24 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance ⁽²⁾ | 46 | °C/W |
| $\theta_{JC(TOP)}$ | Junction-to-case(top) thermal resistance ⁽³⁾ | 42 | |
| θ_{JB} | Junction-to-board thermal resistance ⁽⁴⁾ | 13 | |
| ψ_{JT} | Junction-to-top characterization parameter ⁽⁵⁾ | 0.5 | |
| ψ_{JB} | Junction-to-board characterization parameter ⁽⁶⁾ | 9 | |
| $\theta_{JC(BOTTOM)}$ | Junction-to-case(bottom) thermal resistance ⁽⁷⁾ | 4 | |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | | MIN | TYP | MAX | UNIT |
|-----------------------|--------------------------------|-----|-----|-----|------|
| V _{CC} | Supply Voltage | 3 | 3.3 | 3.6 | V |
| C _{COUPLING} | AC Coupling Capacitor | 75 | | 200 | nF |
| | Operating free-air temperature | –40 | | 85 | °C |

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--------------------------------------|---|------------------|-----|-----------------|-------|
| DEVICE PARAMETERS (under recommended operating conditions, unless otherwise noted) | | | | | | |
| I _{CC} | Supply Current | $\overline{\text{RST}}$, DE _x , EQ _x , OS _x = NC, EN_RXD = NC, K28.5 pattern at 5 Gbps, V _{ID} = 1000mV _{p-p} | | 101 | 120 | mA |
| I _{CC} _{idle} | | PS=1; When auto-low power conditions are met | | 21 | 26 | |
| I _{CC} _{shut-down} | | $\overline{\text{RST}}$ = GND | | 0.2 | 1 | |
| I _{CC} _{RX.Detect} | | $\overline{\text{RST}}$, EN_RXD = NC | | 2 | | |
| | Maximum Data Rate | | | | 5 | Gbps |
| AutoLP _{ENTRY} | Auto Low Power Entry Time | Electrical Idle at Input, Refer to Figure 8 | 1.0 | 1.3 | | μs |
| AutoLP _{EXIT} | Auto Low Power Exit Time | After first signal activity, Refer to Figure 8 | | 15 | 30 | ns |
| t _{PU} | Power Up Time | Rx Detect Start Event, V _{cc} = Stable $\overline{\text{RST}}$, EN_RXD = H | | 15 | 30 | μs |
| t _{DIS} | Sleep (shut-down) Mode Entry Time | $\overline{\text{RST}}$ H→L; EN_RXD=X | | | 1 | μs |
| T _{ENB} | Sleep (shut-down) Mode Exit Time | $\overline{\text{RST}}$ L→H; EN_RXD=H, Start of Ex detect event | | | 10 | μs |
| CONTROL LOGIC (under recommended operating conditions, unless otherwise noted) | | | | | | |
| V _{IH} | High level Input Voltage | | 1.4 | | V _{CC} | V |
| V _{IL} | Low Level Input Voltage | | –0.3 | | 0.5 | V |
| V _{HYS} | Input Hysteresis | | | 150 | | mV |
| I _{IH} | High Level Input Current | OS _x , EQ _x , DE _x = V _{CC} EN_RXD, $\overline{\text{RST}}$ = V _{CC} | | | 30 1 | μA |
| I _{IL} | Low Level Input Current | OS _x , EQ _x , DE _x = GND PS = GND EN_RXD, $\overline{\text{RST}}$ = GND | –30 –1 –20 | | | μA |
| RECEIVER AC/DC (under recommended operating conditions, unless otherwise noted) | | | | | | |
| V _{in} _{diff_pp} | RX1, RX2 Input Voltage Swing | AC coupled differential signal | 100 | | 1200 | mVp-p |
| V _{CM_RX} | RX1, RX2 Common Mode Voltage | | 0 | | 3.6 | V |
| V _{in} _{COM_P} | RX1, RX2 AC Peak common mode voltage | | | | 150 | mVP |
| Z _{DC_RX} | DC single ended impedance | | 40 | 50 | 60 | Ω |
| Z _{diff_RX} | DC Differential Input impedance | | 80 | 100 | 120 | Ω |
| Z _{RX_High_IMP+} | DC Input High Impedance | Device in sleep mode Rx termination not powered; Measured with respect to GND over 200mV max | 50 | 74 | | kΩ |
| V _{EID_TH} | Electrical Idle Detect Threshold | Measured at receiver pin (see Figure 6) | 65 | 84 | 175 | mVpp |
| RL _{RX-DIFF} | Differential Return Loss | 50 MHz – 1.25 GHz | 10 | | | dB |
| | | 1.25 GHz – 2.5 GHz | | 8 | | dB |
| | | | | 7 | | |
| RL _{RX-CM} | Common Mode Return Loss | 50 MHz – 2.5 GHz | 10 | | | dB |

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|--|--|---|-------------------------------------|------|------|------|------|-------|
| TRANSMITTER AC/DC (under recommended operating conditions, unless otherwise noted) | | | | | | | | |
| V _{TXDIFF_PP} | | R _L =100Ω ±1%, DEx, OS = NC, Transition Bit | | 800 | 1000 | 1200 | mV | |
| | | R _L =100Ω ±1%, DEx = NC, OSx = GND Transition Bit | | 875 | | | | |
| | | R _L =100Ω ±1%, DEx = NC, OSx = VCC Transition Bit | | 1100 | | | | |
| V _{TXDIFF_NTB_PP} | Differential peak-to-peak Output Voltage | R _L =100Ω ±1%, DEx=NC, OSx = 0,1,NC Non-Transition Bit | | 655 | | | mV | |
| | | R _L =100Ω ±1%, DEx=0,OSx = 0,1,NC Non-Transition Bit | | 495 | | | | |
| | | R _L =100Ω ±1%, DEx=1, OSx = 0,1, NC Non-Transition Bit | | 350 | | | | |
| De-Emphasis Level | | DEx, OSx = NC, See Figure 10 ; (for OS1,2 = 1 and 0 see Table 2) | Operating temperature 0°C to 85°C | –3.0 | –3.7 | –4.0 | dB | |
| | | | Operating temperature –40°C to 85°C | –3.0 | –3.7 | –4.2 | | |
| | | DEx = 0, OSx = NC | | –6.4 | | | dB | |
| | | DEx = 1, OSx = NC | | –9.4 | | | | |
| T _{DE} | De-Emphasis Width | At 5Gbps | | 0.8 | | | UI | |
| Z _{diff_TX} | DC Differential Impedance | Defined during signaling | | 80 | 100 | 120 | Ω | |
| RL _{diff_TX} | Differential Return Loss | f = 50 MHz – 1.25 GHz. | Operating temperature 0°C to 85°C | 10 | | | dB | |
| | | | Operating temperature –40°C to 85°C | 9.5 | | | | |
| | | f = 1.25 GHz – 2.5 GHz, | Operating temperature 0°C to 85°C | 6 | | | | |
| | | | Operating temperature –40°C to 85°C | 5.5 | | | | |
| RL _{CM_TX} | Common Mode Return Loss | f = 50 MHz – 2.5 GHz | | 10 | | | dB | |
| I _{TX_SC} | TX short circuit current | TX± shorted to GND | | 60 | | | 90 | mA |
| V _{TX_CM_DC} | Transmitter DC common-mode voltage | Allowed DC CM voltage at TX pins | | 2.1 | 2.65 | 3.1 | V | |
| V _{TX_CM_AC2} | TX AC common mode voltage at GEN II speed | Max(V _{d+} + V _{d-})/2 – Min(V _{d+} + V _{d-})/2 | | 26 | | | 100 | mVpp |
| V _{TX_CM_AC1} | TX AC common mode voltage at GEN I speed | | | 2 | | | 20 | mV |
| V _{TX_CM_DeltaL0-L0s} | Absolute Delta DC CM voltage during active and idle states | V _{TX_CM_DC [L0]} – V _{TX_CM_DC [L0s]} , PS=L | | 0 | | | 100 | mV |
| V _{TX_CM-DC-Line-Delta} | Absolute Delta of DC CM voltage between D+ and D– | V _{TX_CM_DC-D+ [L0]} – V _{TX_CM_DC-D- [L0]} | | 0 | | | 25 | mV |
| V _{TX_idle_diff-AC-p} | Electrical idle differential peak output voltage | V _{TX-Idle-D+} – V _{TX-Idle-D-} HP filtered to remove any DC component | | 0 | 1 | 10 | mVpp | |
| V _{TX_idle_diff-DC} | DC Electrical idle differential output voltage | V _{TX_idle-D+} – V _{TX_idle-D-} LP filtered to remove any AC component | | 3.5 | | | | mV |
| V _{detect} | Voltage change to allow receiver detect | Positive voltage to sense receiver | | 600 | | | | mV |
| t _R ,t _F | Output Rise/Fall time | DEx = NC, OS = NC (CH 0 and CH 1) 20%-80% of differential voltage at the output; VID > 1000mVpp | | 30 | 53 | | ps | |
| t _{RF_MM} | Output Rise/Fall time mismatch | DEx = NC, OS = NC (CH 0 and CH 1) 20%-80% of differential voltage at the output | | | 1 | 20 | ps | |
| T _{diff_LH} , T _{diff_HL} | Differential Propagation Delay | DEx = NC (CH 0 and CH 1). Propagation delay between 50% level at input and output. See Figure 5 | | 280 | 330 | | ps | |
| t _{idleEntry} t _{idleExit} | Idle entry and exit times | See Figure 6 | | | 4 | 6 | ns | |
| Tx EQUALIZATION at GEN II Speed (under recommended operating conditions) | | | | | | | | |
| T _{TX-TJ} ⁽¹⁾ | Total Jitter | At point A in Figure 9 ⁽²⁾ | | 30 | | | 50 | ps pp |
| | | At point B in Figure 9 ⁽²⁾ | | 25 | | | 80 | |
| T _{TX-DJ} | Deterministic Jitter | At point A in Figure 9 ⁽²⁾ | | 16 | | | 30 | ps pp |
| | | At point B in Figure 9 ⁽²⁾ | | 11 | | | 60 | |

(1) Includes RJ at 10^{-12} (2) Refer to Figure 9 with $\pm K28.5$ pattern at 5Gbps, –3.5dB DE from source AWG .




Figure 5. Propagation Delay




Figure 6. Idle Mode Exit and Entry Delay




Figure 7. Output Rise and Fall Times




Figure 8. Auto Low Power Mode Timing (when enabled)




Figure 9. Jitter Measurement Setup




Figure 10. Output De-Emphasis Levels OSx = NC

Typical Eye Diagram and Performance Curves at Output

Input Signal Characteristics: Data Rate = 5 Gbps, V_{ID} = 1000 mVpp, DE = -3.5 dB, Pattern = K28.5

Device Operating Conditions: V_{CC} = 3.3 V, Temp = 25°C

Device EQ settings (EQ/DE/OS) adjusted for best eye performance

Output Trace Length Held Constant and Input Trace Length Varied




Figure 11. Input Trace = 4 Inches, 6 mil, and Measured at Output Trace = 4 Inches




Figure 12. Input Trace = 20 Inches, 6 mil, and Measured at Output Trace = 4 Inches




Figure 13. Input Trace = 32 Inches, 6 mil, and Measured at Output Trace = 4 Inches




Figure 14. Input Trace = 44 Inches, 6 mil, and Measured at Output Trace = 4 Inches

Variable Trace Lengths at Input and Output




Figure 15. Input Trace = 28 Inches, 6 mil, and Measured at Output Trace = 24 Inches




Figure 16. Input Trace = 44 Inches, 6 mil, and Measured at Output Trace = 24 Inches



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Pe |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|----------------------|--------------|
| SN65LVPE501RGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-2600 |
| SN65LVPE501RGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-2600 |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com> for more information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for high temperature applications.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die attach between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br and Sb are not permitted in homogeneous material).

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI disclaims any warranty, expressed or implied, for the information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on all materials and TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer.

TAPE AND REEL INFORMATION



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65LVPE501RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| SN65LVPE501RGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVPE501RGER | VQFN | RGE | 24 | 3000 | 346.0 | 346.0 | 29.0 |
| SN65LVPE501RGET | VQFN | RGE | 24 | 250 | 190.5 | 212.7 | 31.8 |

[查询"SN65LVPE501"供应商](#)

RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4204104/F 07/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206344-6/V 11/10

NOTES: A. All linear dimensions are in millimeters

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|--|----------------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Communications and Telecom | www.ti.com/communications |
| DSP | dsp.ti.com | Computers and Peripherals | www.ti.com/computers |
| Clocks and Timers | www.ti.com/clocks | Consumer Electronics | www.ti.com/consumer-apps |
| Interface | interface.ti.com | Energy | www.ti.com/energy |
| Logic | logic.ti.com | Industrial | www.ti.com/industrial |
| Power Mgmt | power.ti.com | Medical | www.ti.com/medical |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Space, Avionics & Defense | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video and Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless-apps |