SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

CAP-FREE NMOS 150 mA LOW DROPOUT REGULATOR WITH REVERSE CURRENT PROTECTION

FEATURES

- Controlled Baseline
 - One Assembly
 - Test Site
 - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Stable With No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range of 1.7 V to 5.5 V
- Ultralow Dropout Voltage: 30 mV Typical
- Excellent Load Transient Response—With or Without Optional Output Capacitor
- New NMOS Topology Provides Low Reverse Leakage Current
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Low Noise: 30 μV_{RMS} Typ (10 kHz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy Over Line, Load, and Temperature
- Less Than 1 μA Maximum I_Q in Shutdown Mode
- Thermal Shutdown and Specified Min/Max Current Limit Protection
- Available in Multiple Output Voltage Versions
 - Fixed Outputs of 1.2 V to 5 V
 - Adjustable Outputs from 1.2 V to 5.5 V
 - Custom Outputs Available

APPLICATIONS

- Portable/Battery-Powered Equipment
- Post-Regulation for Switching Supplies
- Noise-Sensitive Circuitry such as VCOs
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors

DESCRIPTION/ORDERING INFORMATION

The TPS731xx family of low-dropout (LDO) linear voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS731xx uses an advanced BiCMOS process to yield high precision while delivering low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1 μ A and ideal for portable applications. The low output noise (30 μ V_{RMS} with 0.1 μ F C_{NR}) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

df.dzsc.com



SGLS347AT-HUNF 20061 REVISED SEPTEMBER 2007





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT INFORMATION(1)

PRODUCT	V _{OUT} ⁽²⁾
TPS731xxMyyyzEP	XX is nominal output voltage (for example, 25 = 2.5 V, 01 = Adjustable ⁽³⁾). YYY is package designator. Z is package quantity.

- (1) For the most current specification and package information, see the Package Option Addendum located at the end of this data sheet or see the Texas Instruments website at www.ti.com.
- (2) Output voltages from 1.3 V to 4 V in 100 mV increments are available through the use of innovative factory EEPROM programming. Minimum order quantities apply; contact factory for details and availability.
- (3) For fixed 1.2 V operation, tie FB to OUT

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		TPS73101MDBVREP	PKAM		
		TPS73115MDBVREP	PKBM		
		TPS731125MDBVREP	PMMM		
		TPS73118MDBVREP			
-55°C to 125°C	SOT23 - DBV	TPS73125MDBVREP	PKDM		
		TPS73130MDBVREP	PKEM		
		TPS73132MDBVREP	PKFM		
		TPS73133MDBVREP	PKHM		
		TPS73150MDBVREP	PKIM		

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

查询"TP\$73101 EP"供应商

ABSOLUTE MAXIMUM RATINGS over operating junction temperature range unless otherwise noted⁽¹⁾

V _{IN} range	-0.3 V to 6 V
V _{EN} range	-0.3 V to 6 V
V _{OUT} range	−0.3 V to 5.5 V
Peak output current	Internally limited
Output short-circuit duration	Indefinite
Continuous total power dissipation	See Power Dissipation Ratings Table
Ambient temperature range, T _A	−55°C to 150°C
Storage temperature range	−65°C to 150°C
ESD rating, HBM	2 kV
ESD rating, CDM	500 V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS(1)

BOARD	PACKAGE	R _{OJC}	R _{OJA}	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
Low-K ⁽²⁾	DBV	64°C/W	255°C/W	3.9 mW/°C	450 mW	275 mW	215 mW	58 mW
High-K (3)	DBV	64°C/W	180°C/W	5.6 mW/°C	638 mW	388 mW	305 mW	83 mW

- (1) See Power Dissipation in the Application Information section for more information related to thermal design.
- (2) The JEDEC Low-K (1s) board design used to derive this data was a 3 inch × 3 inch, two-layer board with 2-ounce copper traces on top of the board.
- (3) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch × 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on the top and bottom of the board.

SOLS SATAL HUNG 3906+ REVISED SEPTEMBER 2007

ELECTRICAL CHARACTERISTICS


Over operating temperature range (T_A = -55° C to $+125^{\circ}$ C), V_{IN} = V_{OUT(nom)} + 0.5 V⁽¹⁾, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted. Typical values are at T_A = 25° C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V _{IN}	Input voltage range ⁽¹⁾			1.7		5.5	V	
V _{FB}	Internal reference (TPS73101)	T _A = 25°C	1.198	1.2	1.21	٧	
	Output voltage rang	je (TPS73101)		V_{FB}		5.5 – V _{DO}	٧	
V _{OUT}		Nominal	T _A = 25°C		±0.5		%	
VO01	Accuracy ⁽¹⁾	V _{IN} , I _{OUT} , and T	$V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V},$ 10 mA $\le I_{OUT} \le 150 \text{ mA}$	-1	±0.5	+1	%	
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation ⁽¹⁾		$V_{OUT(nom)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		0.01		%/V	
A)/ 0//AI	l and manufation		1 mA ≤ I _{OUT} ≤ 150 mA		0.002		0/ / A	
$\Delta V_{OUT} \% / \Delta I_{OUT}$	Load regulation		10 mA ≤ I _{OUT} ≤ 150 mA		0.0005		%/mA	
V _{DO}	Dropout voltage ⁽²⁾ (V _{IN} = V _{OUT} (nom) -	- 0.1 V)	I _{OUT} = 150 mA		30	100	mV	
Z _O (DO)	Output impedance i	n dropout	$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω	
I _{CL}	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	150	360	500	mA	
I _{SC}	Short-circuit current		V _{OUT} = 0 V		200		mA	
I _{REV}	Reverse leakage current ⁽³⁾ (-I _{IN})		V _{EN} ≤ 0.5 V, 0 V ≤ V _{IN} ≤ V _{OUT}		0.1	15	μΑ	
	Ground pin current		I _{OUT} = 10 mA (I _Q)		400	550		
I _{GND}			I _{OUT} = 150 mA		550	750	μA	
I _{SHDN}	Shutdown current (I _{GND})		$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5$		0.02	1	μΑ	
I _{FB}	FB pin current (TPS	373101)			0.1	0.475	μΑ	
DODD	Power-supply reject	tion ratio	f = 100 Hz, I _{OUT} = 150 mA		58		10	
PSRR	(ripple rejection)		f = 10 kHz, I _{OUT} = 150 mA		37		dB	
	Output noise voltage		C _{OUT} = 10 μF, No C _{NR}		$27 \times V_{OUT}$			
V _N	BW = 10 Hz to 100		$C_{OUT} = 10 \mu F, C_{NR} = 0.01 \mu F$	8	$3.5 \times V_{OUT}$		μV_{RMS}	
t _{STR}	Startup time		$V_{OUT} = 3 \text{ V, } R_L = 30\Omega$ $C_{OUT} = 1 \mu\text{F, } C_{NR} = 0.01 \mu\text{F}$		600		μs	
V _{EN} (HI)	Enable high (enabled)			1.7		V _{IN}	V	
V _{EN} (LO)	Enable low (shutdown)			0		0.5	V	
I _{EN} (HI)	Enable pin current (enabled)		V _{EN} = 5.5 V		0.02	0.1	μΑ	
т	The man of the state of the		Shutdown, Temperature increasing		160		°C	
T _{SD}	Thermal shutdown temperature		Reset, Temperature decreasing		140			
T _A	Operating ambient	temperature		-55		125	°C	

Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 1.7 V, whichever is greater.

 V_{DO} is not measured for the TPS73115 ($V_{O(nom)}$ = 1.5 V) and TPS731125 ($V_{O(nom)}$ = 1.25 V) since minimum V_{IN} = 1.7 V. Fixed-voltage versions only; see the *Applications Infomation* section for more information.

查询"TP\$73101 EP"供应商



A. $T_j = \theta_{JA} \times W + T_A$ (at standard JESD 51 conditions)

Figure 1. Estimated Device Life at Elevated Temperatures Electromigration Fail Mode



FUNCTIONAL BLOCK DIAGRAMS




Figure 2. Fixed Voltage Version





Figure 3. Adjustable Voltage Version

查询"TP\$73101 EP"供应商

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

PIN ASSIGNMENTS



TERMINAL FUNCTIONS


TERMINAL								
NAME	SOT23 (DBV) PIN NO.	DESCRIPTION						
IN	1	Unregulated input supply						
GND	2	Ground						
EN	3	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Shutdown</i> section under <i>Application Information</i> for more details. EN can be connected to IN if not used.						
NR	4	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.						
FB	4	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.						
OUT	5	Output of the regulator. There are no output capacitor requirements for stability.						



TYPICAL CHARACTERISTICS

0.20

For all voltage versions at T_{J} = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted



Referred to $V_{IN} = V_{OUT} + 0.5V$ at $I_{OUT} = 10$ mA 0.15 0.10 Change in V_{OUT} (%) +25° C +125°C 0.05 0 -0.05-40° C -0.10-0.15-0.202.5 0 0.5 1.0 2.0 3.0 3.5 4.0 $V_{IN} - V_{OUT}(V)$ Figure 5.

LINE REGULATION






Figure 6.


OUTPUT VOLTAGE ACCURACY HISTOGRAM





V_{OUT} Error (%)

Figure 8.



SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

TYPICAL CHARACTERISTICS (continued)

For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted




Figure 10.







Figure 11.










Figure 15.

2.5

3.0

3.5

 $V_{IN}(V)$

Figure 14.

4.0

4.5

5.0

500

450

400

350

300

250

200

150

1.5

2.0

Current Limit (mA)



TYPICAL CHARACTERISTICS (continued)

For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted





Figure 16.



PSRR (RIPPLE REJECTION) vs V_{IN} - V_{OUT}







Figure 18.



RMS NOISE VOLTAGE vs CNR





SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

TYPICAL CHARACTERISTICS (continued)

For all voltage versions at T_{J} = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted




Figure 26.


Figure 27.

SCHS347AT-HUNF 30061 REVISED SEPTEMBER 2007



TYPICAL CHARACTERISTICS (continued)

For all voltage versions at T_{J} = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted






Figure 28.

TPS73101 LOAD TRANSIENT, ADJUSTABLE VERSION




Figure 30.

TPS73101 LINE TRANSIENT, ADJUSTABLE VERSION




Figure 31.

APPLICATION INFORMATION

The TPS731xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS731xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 32 shows the basic circuit connections for the fixed voltage models. Figure 33 gives the connections for the adjustable output version (TPS73101).




Figure 32. Typical Application Circuit for Fixed-Voltage Versions




Figure 33. Typical Application Circuit for Adjustable-Voltage Versions

 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 33. Sample resistor values for common output voltages are shown in Figure 3. For the best accuracy, make the parallel combination of R_1 and R_2 approximately $19\ k\Omega.$

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1 μ F to 1 μ F low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS731xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where $V_{\text{IN}}-V_{\text{OUT}}<0.5~\text{V}$ and multiple low ESR capacitors are in parallel, ringing may occur when the product of C_{OUT} and total ESR drops below 50 n ΩF . Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

OUTPUT NOISE

A precision band-gap reference is used to generate the internal reference voltage, V_{REF} . This reference is the dominant noise source within the TPS731xx and it generates approximately 32 μV_{RMS} (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
 (1)

Since the value of V_{REF} is 1.2 V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C_{NR}.

An internal 27 k Ω resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, C_{NR} , is connected from NR to ground. For $C_{NR} = 10$ nF, the total noise in the 10 Hz to 100 kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for $C_{NR} = 10nF$.

SGES347AT-WNF 3906+ REVISED SEPTEMBER 2007

TEXAS INSTRUMENTS

This noise reduction effect is shown as RMS Noise Voltage vs C_{NR} in the Typical Characteristics section.

The TPS73101 adjustable version does not have the noise-reduction pin available. However, connecting a feedback capacitor, C_{FB} , from the output to the FB pin reduces output noise and improves load transient performance.

The TPS731xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above $V_{\text{OUT}}.$ The charge pump generates ~250 μV of switching noise at ~4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and $C_{\text{OUT}}.$

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

INTERNAL CURRENT LIMIT

The TPS731xx internal current limit helps protect the regulator during fault conditions. Foldback current helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See Figure 12 in the **Typical Characteristics** section for a graph of I_{OUT} vs V_{OUT} .

SHUTDOWN

The Enable pin is active high and is compatible with standard TTL-CMOS levels. V_{EN} below 0.5 V (max) turns the regulator off and drops the ground pin current to approximately 10 nA. When shutdown capability is not required, the Enable pin can be connected to V_{IN} . When a pullup resistor is used and operation down to 1.8 V is required, use pullup resistor values below 50 k Ω .

DROPOUT VOLTAGE

The TPS731xx uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{\text{IN}}-V_{\text{OUT}})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{\text{DS-ON}}$ of the NMOS pass element.

For large step changes in load current, the TPS731xx requires a larger voltage drop across it to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of $V_{\text{IN}}-V_{\text{OUT}}$ above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V_{IN} to V_{OUT} voltage drop). Under worst-case conditions (full-scale instantaneous load change with ($V_{\text{IN}}-V_{\text{OUT}}$) close to dc dropout levels), the TPS731xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1 $\mu F)$ from the output pin to ground reduces undershoot magnitude but increases duration. In the adjustable version, the addition of a capacitor, C_{FB} , from the output to the adjust pin also improves the transient response.

The TPS731xx does not have active pulldown when the output is overvoltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
 (4)

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

查询"TP\$73101 EP"供应商

(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
 (5)

REVERSE CURRENT

The NMOS pass element of the TPS731xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the enable pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the enable pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There is additional current flowing into the OUT pin due to the $80\text{-k}\Omega$ internal resistor divider to ground (see Figure 2 and Figure 3).

For the TPS73101, reverse current may flow when V_{FB} is more than 1 V above V_{IN} .

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least

35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS731xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS731xx into thermal shutdown will degrade device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for presenting different each package type, considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low-K and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper increases effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element (V_{IN}) to (V_{OUT}) :

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to ensure the required output voltage.

Package Mounting

Solder pad footprint recommendations for the TPS731xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (AB-132), available from the Texas Instruments web site at www.ti.com.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS73101MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS731125MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73115MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73118MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73125MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73130MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73132MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73133MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS73150MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-01XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-02XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-03XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-04XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-05XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-06XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-07XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-08XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06652-09XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM

18-Mar-2009

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS73101-EP, TPS731125-EP, TPS73115-EP, TPS73118-EP, TPS73125-EP, TPS73130-EP, TPS73132-EP, TPS73132-EP, TPS73150-EP:

Catalog: TPS73101, TPS731125, TPS73115, TPS73118, TPS73125, TPS73130, TPS73132, TPS73133, TPS73150


NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

查询"JPS73101-EP"供应商

20-Jul-2010


TAPE AND REEL INFORMATION





ΔN	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73101MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS731125MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73115MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73118MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73125MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73130MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73132MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73133MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73150MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

查询"JPS73101-EP"供应商

20-Jul-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73101MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS731125MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73115MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73118MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73125MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73130MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73132MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73133MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73150MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



查询"TPS73101-EP"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps