

## 1A SINGLE-CHIP Li-Ion/Li-Pol CHARGE MANAGEMENT IC WITH THERMAL REGULATION

#### **FEATURES**


- Ideal for Low-Dropout Designs for Single-Cell Li-lon or Li-Pol Packs in Space Limited Applications
- Integrated Power FET and Current Sensor for up to 1-A Charge Applications
- Reverse Leakage Protection Prevents Battery Drainage
- ±0.5% Voltage Regulation Accuracy
- Thermal Regulation Maximizes Charge Rate
- Charge Termination by Minimum Current and Time
- Precharge Conditioning With Safety Timer
- Status Outputs for LED or System Interface Indicate Charge, Fault, and Power Good Outputs
- Short-Circuit and Thermal Protection
- Automatic Sleep Mode for Low Power Consumption
- Small 3×3 mm MLP Package
- Selectable Battery Insertion and Battery Absent Detection
- Input Overvoltage Protection
  - 6.5 V and 10.5 V Options

## **APPLICATIONS**


- PDA, MP3 Players, Digital Cameras
- Internet Appliances and Handheld Devices

#### DESCRIPTION

The bq2406x series are highly integrated Li-lon and Li-Pol linear chargers, targeted at space-limited portable applications. The bq2406x series offers a variety of safety features and functional options, while still implementing a complete charging system in a small package. The battery is charged in three phases: conditioning, constant or thermally regulated current, and constant voltage. Charge is terminated based on minimum current. An internal programmable charge timer provides a backup safety feature for charge termination and is dynamically adjusted during the thermal regulation phase. The bq2406x automatically re-starts the charge if the battery voltage falls below an internal threshold; sleep mode is set when the external input supply is removed. Multiple versions of this device family enable easy design of the bq2406x in cradle chargers or in the end equipment, while using low cost or high-end AC adapters.



## TYPICAL APPLICATION CIRCUIT



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### SLUS689A-JUNE 2006-REVISED OCTOBER 2006





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE OPTIONS**

Charge Voltage	Input Over Voltage	Termination Enable	Safety Timer Enable	Power Good Status	IC Enable	Pack Temp	Pack Voltage Detection (Absent)	Devices <sup>(1)(2)(3)</sup>	Marking
4.2 V	6.5 V	TMR pin	TMR pin	PG pin	No	TS pin	With timer enabled	bq24060	BPG
4.2 V	6.5 V	TMR pin	TMR pin	PG pin	CE pin	No	With timer enabled	bq24061	BPH
4.2 V	6.5 V	TE pin	TMR pin	No	CE pin	No	With termination enabled	bq24063	Preview
4.2 V	10.5 V	TMR pin	TMR pin	PG pin	No	TS pin	With timer enabled	bq24064	BSA

- (1) The bq2406x are only available taped and reeled. Add suffix R to the part number for quantities of 3,000 devices per reel (e.g., bq24060BPGR). Add suffix T to the part number for quantities of 250 devices per reel (e.g., bq24060DRCT).
- This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.
- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS(1)

bromine (Br) or antimony (Sb) above 0.1% of total product weight.  (3) For the most current package and ordering information, see the Package Option Addendum at the end Web site at www.ti.com.	3
ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>	
	bq2406x
Supply voltage (IN with respect to Vss)	-0.3 V to 18 V <sup>(2)</sup>
Input voltage on IN, STATx, PG, TS, CE, TE, TMR (all with respect to Vss)	-0.3 V to V(IN)
Input voltage on OUT, BAT, ISET (all with respect to Vss)	–0.3 V to 7 V
Output sink current (STATx) + PG	15 mA
Output current (OUT pin)	1.5 A
T <sub>A</sub> Operating free-air temperature range	-40°C to 155°C
T <sub>stg</sub> Storage temperature range	-65°C to 150°C
T <sub>J</sub> Junction temperature range	-40°C to 150°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
- (2) The bq2406x device can withstand up to 26 V for a maximum of 87 hours.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
$V_{(IN)}$	Supply voltage range	Battery absent detection not functional	3.5		4.35	٧
$V_{(IN)}$	Supply voltage range	Battery absent detection functional	4.35		16.5	٧
TJ	Junction temperature		0		125	°C
R <sub>TMR</sub>	33K ≤ R <sub>TMR</sub> ≤ 100K					

## DISSIPATION RATINGS(1)

PACKAGE	θ <sub>JC</sub> (°C/W)	θ <sub>JA</sub> (°C/W)
10-pin DRC	3.21	46.87

This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a 2x3 via matrix.



## **ELECTRICAL CHARACTERISTICS**

over recommended operating,  $T_J$  = 0 –125°C range, See the Application Circuits section, typical values at  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
POWER DOW	VN THRESHOLD – UNDERVOLTAGE LOC	KOUT		•			
V <sub>(UVLO)</sub>	Power down threshold	$ \begin{array}{l} V(IN) = 0 \text{ V, increase V(OUT): } 0 \rightarrow 3 \text{ V OR} \\ V(OUT) = 0 \text{ V, increase V(IN): } 0 \rightarrow 3 \text{ V,} \\ \hline C\overline{E} = LO \ ^{(1)} \\ \end{array} $		1.5		3.0	٧
INPUT POWE	ER DETECTION, $\overline{CE}$ = HI or LOW, V(IN) > 3	3.5 V		•			
$V_{IN(DT)}$	Input power detection threshold	V <sub>(IN)</sub> detected at [V(IN) – V(C	$[OUT)] > V_{IN(DT)}$			130	mV
V <sub>HYS(INDT)</sub>	Input power detection hysteresis	Input power not detected at $[V_{(IN)} - V_{(OUT)}] < [V_{IN(DT)} - V_{HY}]$	rs(INDT)]	30			mV
$T_{DGL(INDT1)}$	Deglitch time, input power detected status	$\overline{\text{PG}}:\text{HI} \to \text{LO}$ , Thermal regula $R_{\text{TMR}} = 50 \text{ K}\Omega$ or $V_{(\text{TMR})} = 0$		1.5		3.5	ms
$T_{DGL(NOIN)}$	Delay time, input power not detected status	PG: LO →HI after T <sub>DGL(NOIN)</sub>				10	μs
T <sub>DLY(CHGOFF)</sub>	Charger off delay	Charger turned off after $T_{DLY}$ from $\overline{PG}$ : LO $\rightarrow$ HI; Timer restricted $T_{DLY(CHGOFF)}$	(CHGOFF), Measured set after	28		32	ms
INPUT OVER	VOLTAGE PROTECTION	DET(GHOOTT)	2 /0				
V <sub>(OVP)</sub>	Input overvoltage detection threshold	V(IN) increasing	bq24060/61/63	6.2	6.5	7.0	V
- (OVF)		1(11)	bq240 <b>6</b> 4	10.2	10.5	11.7	-
V <sub>HYS(OVP)</sub>	Input overvoltage hysteresis	V(IN) decreasing	bq24060/61/63	0.1		0.2	V
· H12(OVP)		60	bq24064	0.3		0.5	•
$T_{DGL(OVDET)}$	Input overvoltage detection delay	$\overline{\text{CE}}$ = HI or LO, Measured from V(IN) > V <sub>(OVP)</sub> to $\overline{\text{PG}}$ : LO $\rightarrow$ HI; VIN increasing		10		100	μs
$T_{DGL(OVNDET)}$	Input overvoltage not detected delay	$\overline{\text{CE}}$ = HI or LO, Measured from V(IN) < V <sub>(OVP)</sub> to $\overline{\text{PG}}$ : HI $\rightarrow$ LO; V(IN) decreasing		10		100	μs
QUIESCENT	CURRENT		,				
I <sub>CC(CHGOFF)</sub>	IN pin quiescent current, charger off	Input power detected, $\overline{\text{CE}}$ =	V <sub>(IN)</sub> = 6 V		100	200	μА
		HI	V <sub>(IN)</sub> = 16.5 V		300		,
I <sub>CC(CHGON)</sub>	IN pin quiescent current, charger on	Input power detected, $\overline{\text{CE}} = 1$			4	6	mA
I <sub>BAT(DONE)</sub>	Battery leakage current after termination into IC	Input power detected, charge CE = LO	e terminated,		1	5	μΑ
I <sub>BAT(CHGOFF)</sub>	Battery leakage current into IC, charger off	Input power detected, $\overline{CE}$ = input power not detected, $\overline{CE}$			1	5	μΑ
TS PIN COMP	PARATOR						
$V_{(TS1)}$	Lower voltage temperature threshold	Hot detected at $V(TS) < V_{(TS)}$	<sub>(1)</sub> ; NTC thermistor	29	30	31	%V(IN)
V <sub>(TS2)</sub>	Upper voltage temperature threshold	Cold detected at V(TS) > V <sub>(T</sub>	-S2); NTC thermistor	60	61	62	%V(IN)
$V_{\text{HYS(TS)}}$	Hysteresis	Temp OK at $V(TS) > [V_{(TS1)} + V_{HYS(TS)}] OR$ $V_{(TS)} < [V_{(TS2)} - V_{HYS(TS)}]$			2		%V(IN)
CE INPUT							
$V_{IL}$	Input (low) voltage	V(CE) increasing		0		1	V
$V_{IH}$	Input (high) voltage	V(CE) decreasing		2.0			V
STAT1, STAT2 AND $\overline{PG}$ OUTPUTS, $V(IN) \ge V_{O(REG)} + V_{(DO-MAX)}$							
OL TAPE (T) THE TABLE (T)						V	
THERMAL SH	HUTDOWN						
T <sub>(SHUT)</sub>	Temperature trip	Junction temperature, temp	rising		155		°C
T <sub>(SHUTHYS)</sub>	Thermal hysteresis	Junction temperature			20		°C

<sup>(1)</sup> Specified by design, not production tested.

## SLUS689A-JUNE 2006-REVISED OCTOBER 2006



## **ELECTRICAL CHARACTERISTICS (Continued)**

over recommended operating,  $T_J$  = 0–125°C range, See the Application Circuits section, typical values at  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
VOLTAGE RE	EGULATION, $V(IN) \ge V_{O(REG)} + V_{(DO-I)}$	$_{MAX)}$ , $I_{(TERM)} < I_{(OUT)} < I_{O(OUT)}$ , C	HARGER ENABLEI	D, NO FA	ULT CO	NDITIO	NS
V <sub>O(REG)</sub>	Output voltage	bq24060/61/63/64			4.20		V
		T <sub>A</sub> = 25°C		-0.5%		0.5%	
$V_{O(TOL)}$	Voltage regulation accuracy			-1%		1%	
V <sub>(DO)</sub>	Dropout voltage, V(IN) – V(OUT)	I <sub>(OUT)</sub> = 1 A				750	mV
	EGULATION , $V(IN) > V(OUT) > V_{(DC)}$		O FAULT CONDITI	ONS DET	ECTED		
I <sub>O(OUT)</sub>	Output current range	$V_{(BAT)} > V_{(LOWV)}, I_{O(OUT)} = I_{(OUT)}$ $V_{(SET)}/R_{SET}$		100		1000	mA
V <sub>(SET)</sub>	Output current set voltage	$V(ISET) = V_{(SET)}, V_{(LOWV)} < V(I$	BAT) ≤ V <sub>O(REG)</sub>	2.45	2.50	2.55	V
	·	100 mA ≤ I <sub>O(OUT)</sub> ≤ 1000 mA	$mA \times k\Omega$	315	335	355	
K <sub>(SET)</sub>	Output current set factor	10 mA ≤ I <sub>O(OUT)</sub> < 100 mA	Volts	315	372	430	
R <sub>ISET</sub>	External resistor range	Resistor connected to ISET pir		0.7		10	kΩ
	ND CURRENT REGULATION TIMIN	· ·		D. NO FA	AULT CO	ONDITIO	
DETECTED,	$R_{TMR} = 50K \text{ or } V(TMR) = OPEN; The$	ermal regulation loop not activ	e 4 4 /4				
T <sub>PWRUP(CHG)</sub>	Input power detection to full charge current time delay	Measured from $\overline{PG}$ :HI $\rightarrow$ LO to $\overline{CE}$ = LO, I <sub>O(OUT)</sub> = 1 A, V(BAT)	I(OUT) > 100 mA, ) = 3.5 V		25	35	ms
T <sub>PWRUP(EN)</sub>	Charge enable to full charge current delay	Measured from $\overline{\text{CE}}$ :HI $\rightarrow$ LO to $I_{O(\text{OUT})}$ = 1A, $V_{(BAT)}$ = 3.5 V, $V_{(III)}$ power detected	I(OUT) > 100  mA, N) = 4.5 V, Input		25	35	ms
T <sub>PWRUP(LDO)</sub>	Input power detection to voltage regulation delay, LDO mode set, no battery or load connected	Measured from PG:HI → LO to V(OUT) > 90% of charge voltage regulation; V <sub>(TMR)</sub> = OPEN, LDO mode set, no battery and no load at OUT pin, CE = LO			25	35	ms
	E AND OUTPUT SHORT-CIRCUIT C O FAULT CONDITIONS DETECTED						ER
V <sub>(LOWV)</sub>	Precharge to fast-charge transition threshold	V <sub>(BAT)</sub> increasing	· ·	2.8	2.95	3.15	V
V <sub>(SC)</sub>	Precharge to short-circuit transition threshold	V <sub>(BAT)</sub> decreasing		1.2	1.4	1.6	V
V <sub>(SCIND)</sub>	Short-circuit indication	V <sub>(BAT)</sub> decreasing		1.6	1.8	2.0	
I <sub>O(PRECHG)</sub>	Precharge current range	$V_{(SC)} < V_{I(BAT)} < V_{(LOWV)}, t < T_{(IO(PRECHG))} = K_{(SET)} \times V_{(PRECHG)}$	PRECHG) /R <sub>(ISET)</sub>	10		100	mA
V <sub>(PRECHG)</sub>	Precharge set voltage	$V_{\text{(ISET)}} = V_{\text{(PRECHG)}}, V_{\text{(SC)}} < V_{\text{I(BAT)}} < V_{\text{(LOWV)}}, $ $t < T_{\text{(PRECHG)}}$		225	250	280	mV
ı	Output charted regulation current	$V_{SS} \leq V_{(BAT)} \leq V_{(SCI)}$	$V_{POR} < V_{IN} < 6.0$	15	22	30	mA
I <sub>O(SHORT)</sub>	Output shorted regulation current	$V_{O(SHORT)} = V_{OUT)}$ , $V_{(BAT)} = V_{OVP}$			25		11174
TEMPERATU	RE REGULATION (Thermal regulat	tion™), CHARGER ENABLED,	NO FAULT CONDIT	IONS DE	TECTE	)	
$T_{J(REG)}$	Temperature regulation limit	V(IN) = 5.5 V, V(BAT) = 3.2 V, current set to 1A	Fast charge	101	112	125	°C
I <sub>(MIN_TJ(REG))</sub>	Minimum current in thermal regulation	$V(LOWV) < V(BAT) < VO(REG$ $< 3.5k\Omega$	i), 0.7kΩ < RISET		200	250	mA



## **ELECTRICAL CHARACTERISTICS (Continued)**

over recommended operating,  $T_J$  = 0–125°C range, See the Application Circuits section, typical values at  $T_J$  = 25°C (unless otherwise noted)


PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
CHARGE TI regulation I	ERMINATION DETECTION, $V_{O(R)}$ LOOP NOT ACTIVE, $R_{TMR} = 50$ K	<sub>EG)</sub> = 4.2 V, CHARGER ENABLED, NO FAULT CON or TMR pin OPEN	DITIONS	DETECTED	, Therma	I
I <sub>(TERM)</sub>	Termination detection current range	$V_{(BAT)} > V_{(RCH)}$ , $I_{(TERM)} = K_{(SET)} \times V_{(TERM)} / R_{ISET}$	10		100	mA
$V_{(TERM)}$	Charge termination detection set voltage <sup>(1)</sup>	$V_{(BAT)} > V_{(RCH)}$	225	250	275	mV
T <sub>DGL(TERM)</sub>	Deglitch time, termination detected	V <sub>(ISET)</sub> decreasing	15	25	35	ms
BATTERY F	RECHARGE THRESHOLD					
V <sub>(RCH)</sub>	Recharge threshold detection	$[V_{O(REG)}-V(BAT)] > V_{(RCH)}$	75	100	135	mV
T <sub>DGL(RCH)</sub>	Deglitch time, recharge detection	V <sub>(BAT)</sub> decreasing	15	25	35	ms
TIMERS, CE	= LO, CHARGER ENABLED, N	O FAULT CONDITIONS DETECTED, V(TMR) < 3 V,	TIMERS	ENABLED		
T <sub>(CHG)</sub>	Charge safety timer range	$T_{(CHG)} = K_{(CHG)} \times R_{TMR}$ ; thermal loop not active	3		10	hours
K <sub>(CHG)</sub>	Charge safety timer constant	$V_{(BAT)} > V_{(LOWV)}$	0.08	0.1	0.12	hr/kΩ
T <sub>(PCHG)</sub>	Pre-charge safety timer range	$T_{(PCHG)} = K_{(PCHG)} \times T_{(CHG)}$ ; Thermal regulation loop not active	1080		3600	sec
K <sub>(PCHG)</sub>	Pre-charge safety timer constant	V <sub>(BAT)</sub> < V <sub>(LOWV)</sub>	0.08	0.1	0.12	
V <sub>TMR(OFF)</sub>	Charge timer and termination enable threshold	[Charge timer AND termination disabled] at V <sub>(TMR)</sub> bq24060/61/64 > V <sub>TMR(OFF)</sub>	2.5	3.0	3.5	V
	Charge timer enable threshold	[Charge timer disabled] at V(TMR) > VTMR(OFF) bq24063				
I <sub>TMR</sub>	TMR pin source current	$V_{(TMR)} = 3.5 \text{ V}, V_{(IN)} = 4.5 \text{ V}$	1		6	μΑ
BATTERY [	DETECTION THRESHOLDS					
$I_{\text{DET}(\text{DOWN})}$	Battery detection current (sink)	$2 \text{ V} < \text{V}_{(BAT)} < \text{V}_{O(REG)}$	1	2	3.2	mA
$I_{DET(UP)}$	Battery detection current (source)	2 V < V <sub>(BAT)</sub> < V <sub>O(REG)</sub>		I <sub>O(PRECHG)</sub>		
T <sub>(DETECT)</sub>	Battery detection time	2 V < $V_{(BAT)}$ < $V_{O(REG)}$ , Thermal regulation loop not active; $R_{TMR}$ = 50 k $\Omega$ , $I_{DET(down)}$ or $I_{DET}$ (UP)	85	120	150	ms
TIMER FAU	LT RECOVERY			·		
I <sub>(FAULT)</sub>	Fault Current (source)	$V_{(OUT)} < V_{(RCH)}$		-10	-8	mA
CHARGE O	VERCURRENT DETECTION, V(I	N) ≥ 4.5 V, CHARGER ENABLED		<u> </u>		
I <sub>CH(OI)</sub>	Charge overcurrent detection threshold	V <sub>(ISET)</sub> = VSS		2		Α
T <sub>DGL(OI)</sub>	Overcurrent detection delay time	Measured from $V_{(ISET)} = VSS$ to $I_{O(OUT)} = 0$		100		μs


<sup>(1)</sup> The voltage on the ISET pin is compared to the  $V_{(TERM)}$  voltage to determine when the termination should occur.




## **DEVICE INFORMATION**

## **PIN ASSIGNMENT**







## **TERMINAL FUNCTIONS, REQUIRED COMPONENTS**


TERMINAL NO.			DESCRIPTION AND REQUIRED COMPONENTS			
NAME	bq24060/64	bq24061	bq24063	1/0	DESCRIPTION AND REQUIRED COMPONENTS	
IN	1	1	1	I	Charge Input Voltage and internal supply. Connect a 1- $\mu F$ (minimum) capacitor from IN to VSS. $C_{IN} \ge C_{OUT}$	
TMR	2	2	2	I	Safety Timer Program Input, timer disabled if floating. Connect a resistor to VSS pin to program safety timer timeout value	
STAT1	3	3	3	0	Charge Status Output 1 (open-collector, seeTable 3)	
STAT2	4	4	4	0	Charge Status Output 2 (open-collector, see Table 3)	
VSS	5	5	5	1	Ground	
ISET	6	6	6	0	Charge current set point, resistor connected from ISET to VSS sets charge current value. Connect a 0.47-μF capaciator from BAT to ISET.	
PG	7	7	-	0	Power Good status output (open-collector), active low	
CE		8	7		Charge enable Input. $\overline{\text{CE}}$ = LO enables charger. $\overline{\text{CE}}$ = HI disables charger.	
TE		7	8	I	Termination enable Input. TE = LO enables termination detection and battery absent detection. TE = HI disables termination detection and battery absent detection.	
TS	8	_	_	I	Temperature Sense Input, connect to battery pack thermistor. Connect an external resistive divider to program temperature thresholds.	
BAT	9	9	9	I	Battery Voltage Sense Input. Connect to the battery positive terminal. Connect a 200- $\Omega$ resistor from BAT to OUT.	
OUT	10	10	10	0	Charge current output. Connect to the battery positive terminal. Connect a 1- $\mu\text{F}$ (minimum) capacitor from OUT to VSS.	
Exposed Thermal Pad	Pad	Pad	Pad		There is an internal electrical connection between the exposed thermal pad and Vss pin of the IC. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the IC. VSS pin must be connected to ground at all times.	

Figure 4.



## TYPICAL OPERATING CHARACTERISTICS

Measured using the typical application circuit shown previously.






Figure 3.



## **TYPICAL OPERATING CHARACTERISTICS (continued)**

Measured using the typical application circuit shown previously.




Figure 6. HIGH CHARGE RATE




Figure 7. HIGH CHARGE RATE




Figure 8. LOW CHARGE RATE

BATTERY REGULATION VOLTAGE




Figure 9.  $2.0 < V_{(BAT)} < 3.0 V$ 




Figure 10.  $3.0 < V_{(BAT)} < 4.0 V$ 

**DROPOUT VOLTAGE** 





Figure 11.



0.225

25 45 65 85 T<sub>A</sub> - Temperature - °C Figure 12.

105



#### **FUNCTIONAL DESCRIPTION**

The charge current is programmable using external components ( $R_{ISET}$  resistor). The charge process starts when an external input power is connected to the system, the charger is enabled by  $\overline{CE}$  = LO and the battery voltage is below the recharge threshold,  $V(BAT) < V_{(RCH)}$ . When the charge cycle starts a safety timer is activated, if the safety timer function is enabled. The safety timer timeout value is set by an external resistor connected to TMR pin.

When the charger is enabled two control loops modulate the battery switch drain to source impedance to limit the BAT pin current to the programmed charge current value (charge current loop) or to regulate the BAT pin voltage to the programmed charge voltage value (charge voltage loop). If V(BAT) < V(LOWV) (3 V typical) the BAT pin current is internally set to 10% of the programmed charge current value.

A typical charge profile is shown below, for an operation condition that does not cause the IC junction temperature to exceed  $T_{J(REG)}$ , (112°C typical).




Figure 13. Charging Profile With T<sub>J(REG)</sub>

If the operating conditions cause the IC junction temperature to exceed  $T_{J(REG)}$ , the charge cycle is modified, with the activation of the integrated thermal control loop. The thermal control loop is activated when an internal voltage reference, which is inversely proportional to the IC junction temperature, is lower than a fixed, temperature stable internal voltage. The thermal loop overrides the other charger control loops and reduces the charge current until the IC junction temperature returns to  $T_{J(REG)}$ , effectively regulating the IC junction temperature.






Figure 14. Thermal Regulation Circuit

A modified charge cycle, with the thermal loop active, is shown in Figure 15.4





Figure 15. Charge Profile, Thermal Loop Active




## **FUNCTIONAL BLOCK DIAGRAM**





#### **APPLICATION CIRCUITS**

The typical application diagrams shown here are configured for 750 mA fast charge current, 75 mA pre-charge current, 5 hour safety timer and 30 min pre-charge timer.



NOTE: Temp window set between 0°C and 45°C for application w/TS pin.

Figure 16. Application Circuits

## **OPERATING MODES**

#### **Power Down**

The bq2406x family is in a power-down mode when the input power voltage (IN) is below the power-down threshold  $V_{(PDWN)}$ . During the power down mode all IC functions are off, and the host commands at the control pins are not interpreted. The integrated power mosfet connected between IN and OUT pins is off, the status output pins STAT1 and STAT2 are set to high impedance mode and  $\overline{PG}$  output is set to the high impedance state.



#### Sleep Mode

The bq2406x enters the sleep mode when the input power voltage (IN) is above the power down threshold V(PDWN) but still lower than the input power detection threshold,  $V(IN) < V(OUT) + V_{IN(DT)}$ .

During the sleep mode the charger is off, and the host commands at the control pins are not interpreted. The integrated power mosfet connected between IN and OUT pins is off, the status output pins STAT1 and STAT2 are set to the high impedance state and the  $\overline{PG}$  output indicates input power not detected.

The sleep mode is entered from any other state, if the input power (IN) is not detected.

#### **Overvoltage Lockout**

The input power is detected when the input voltage  $V(IN) > V(OUT) + V_{IN(DT)}$ . When the input power is detected the bq2460x transitions from the sleep mode to the power-on-reset mode. In this mode of operation an internal timer  $T_{(POR)}$  is started and internal blocks are reset (power-on-reset). Until the timer expires the STAT1 and STAT2 outputs indicate charger OFF, and the  $\overline{PG}$  output indicates the input power status as not detected.

At the end of the power-on-reset delay the internal comparators are enabled, and the STAT1, STAT2 and  $\overline{PG}$  pins are active.

#### Stand-By Mode

In the bq24061/63 the stand-by mode is started at the end of the power-on-reset phase, if the input power is detected and  $\overline{CE}$  = HI. In the stand-by mode selected blocks in the IC are operational, and the control logic monitors system status and control pins to define if the charger will set to on or off mode. The quiescent current required in stand-by mode is 100  $\mu$ A typical.

If the  $\overline{\text{CE}}$  pin is not available the bq2406x enters the begin charge mode at the end of the power-on-reset phase.

#### **Begin Charge Mode**

All blocks in the IC are powered up, and the bq2406x is ready to start charging the battery pack. A new charge cycle is started when the control logic decides that all conditions required to enable a new charge cycle are met. During the begin charge phase all timers are reset, after that the IC enters the charging mode.

## **Charging Mode**

When the charging mode is active the bq2406x executes the charging algorithm, as described in the operational flow chart, Figure 17.

#### **Suspend Mode**

The suspend mode is entered when the pack temperature is not within the valid temperature range. During the suspend mode the charger is set to off, but the timers are not reset.

The normal charging mode resumes when the pack temperature is within range.

#### **LDO Mode Operation**

The *LDO Mode* (TMR pin open circuit) disables the charging termination circuit, disables the battery detect routine and holds the safety timer clock in reset. This is often used for operation without a battery or in production testing. This mode is different than a typical LDO since it has different modes of operation, and delivers less current at lower output voltages. See Figure 24 for the output current versus the output voltage. Note that a load on the output prior to powering the device may keep the part in short-circuit mode. Also, during normal operation, exceeding the programmed fast charge level causes the output to drop, further restricting the output power, and soon ends up in short-circuit mode. Operation with a battery or keeping the average load current below the programmed current level prevents this type of latch up. The out pin current can be monitored via the ISET pin. If in LDO mode without a battery present, It is recommended that a  $200-\Omega$  feedback resistor, R8, be used, see Figure 16.



## **STATE MACHINE DIAGRAM**




Figure 17. Operational Flow Chart



#### **CONTROL LOGIC OVERVIEW**

An external host can enable or disable the charging process using a dedicated control pin,  $\overline{\text{CE}}$ . A low-level signal on this pin enables the charge, and a high-level signal disables the charge. The bq2460x is in stand-by mode with  $\overline{\text{CE}} = \text{HI}$ . When the charger function is enabled ( $\overline{\text{CE}} = \text{LO}$ ) a new charge is initiated.

Table 1 describes the charger control logic operation, in bq2460x versions without the TS pin the pack temp status is internally set to OK.

bq2460X CE **INPUT TIMER** OUTPUT **TERMINATION PACK THERMAL POWER** CHARGER **OPERATION POWER FAULT** SHORT (latched) **TEMP SHUTDOWN DOWN POWER** MODE (latched) **CIRCUIT STAGE POWER** 10 Low Х Х Х Х Х Yes OFF DOWN SLEEP OFF Х Not Х Х Х Х Χ No Detected STANDBY Detected ΗΙ Х Χ Х Х Χ No **OFF** SEE STATE Detected Χ Х Χ Χ LO Yes No **DIAGRAM** Χ LO Detected Nο Yes Χ No OFF No Χ 10 Detected Yes No Nο Χ No **IFAULT** T<sub>SHUT</sub> LO Detected No No Yes Absent No **IDETECT** LO Detected No No No Hot or T<sub>J</sub> < T<sub>SHUT</sub> No OFF Cold LO No Ok OFF Detected Nο Nο  $T_J < T_{SHUT}$ Nο LO Over No No No Ok No OFF  $T_J < T_{SHUT}$ Voltage **CHARGING** LO Detected No ON Nο No No Ok  $T_J < T_{SHUT}$ 

Table 1. Control Logic Functionality

In both STANDBY and SUSPEND modes the charge process is disabled. In the STANDBY mode all timers are reset; in SUSPEND mode the timers are held at the count stored when the suspend mode was set.

The timer fault, termination and output short circuit variables shown in the control logic table are latched in the detection circuits, outside the control logic. Refer to the timers, termination and short circuit protection sections for additional details on how those latched variables are reset.

#### TEMPERATURE QUALIFICATION (Applies only to versions with TS pin option)

The bq2406x devices continuously monitor the battery temperature by measuring the voltage between the TS and VSS pins. The IC compares the voltage on the TS pin against the internal  $V_{(TS1)}$  and  $V_{(TS2)}$  thresholds to determine if charging is allowed. Once a temperature outside the  $V_{(TS1)}$  and  $V_{(TS2)}$  thresholds is detected the IC immediately suspends the charge. The IC suspends charge by turning off the power FET and holding the timer value (i.e., timers are NOT reset). Charge is resumed when the temperature returns to the normal range.






Figure 18. Battery Temperature Qualification With NTC Thermistor

The external resistors  $R_{T1}$  and  $R_{T2}$  (see application diagram) enable selecting a temperature window. If  $R_{TC}$  and  $R_{TH}$  are the thermistor impedances for the Cold and Hot thresholds the values for  $R_{T1}$  and  $R_{T2}$  can be calculated as follows, for a NTC (negative temperature coefficient) thermistor. Solve for  $R_{T2}$  first and substitute into  $R_{T1}$  equation.

$$R_{T2} = \frac{2.5 R_{TC} R_{TH}}{R_{TC} - 3.5 R_{TH}}$$

$$R_{T1} = \frac{7 R_{TH} R_{T2}}{3 \left[ R_{TH} + R_{T2} \right]}$$
(1)

Applying a fixed voltage, 1/2 Vin (50% resistor divider from Vin to ground), to the TS pin to disable the temperature sensing feature.

#### INPUT OVERVOLTAGE DETECTION, POWER GOOD STATUS OUTPUT

The input power detection status for pin IN is shown at the open collector output pin PG.

**Table 2. Input Power Detection Status** 

INPUT POWER DETECTION (IN)	PG STATE
NOT DETECTED	High impedance
DETECTED, NO OVERVOLTAGE	LO
DETECTED. OVERVOLTAGE	High impedance

The bq2406x detects an input overvoltage when  $V(IN) > V_{(OVP)}$ . When an overvoltage protection is detected the charger function is turned off and the bq2460x is set to standby mode of operation. The OVP detection is not latched, and the IC returns to normal operation when the fault condition is removed.

#### **CHARGE STATUS OUTPUTS**

The open-collector STAT1 and STAT2 outputs indicate various charger operations as shown in Table 3. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-collector transistor is turned off. When termination is disabled (TMR pin floating or  $\overline{\text{TE}} = \text{Hi}$ , bq24063) the Done state is not available; the status LEDs indicate fast charge if  $V_{BAT} > V_{LOWV}$  and precharge if  $V_{BAT} < V_{LOWV}$ . The available output current is a function of the OUT pin voltage, See Figure 24.



#### Table 3. Charge Status<sup>(1)</sup>

Charge State	STAT1	STAT2		
Precharge in progress	ON	ON		
Fast charge in progress	ON	OFF		
Done (termination enabled only)	OFF	ON		
Charge Suspend (temperature)				
Timer Fault				
Charger off	OFF	OFF		
Selected Input power overvoltage detected	OFF	OFF		
Battery absent				
Batteryshort				

<sup>(1)</sup> Pulse loading on the OUT pin may cause the IC to cycle between Done and charging states (LEDs Flashina)

#### **BATTERY CHARGING: CONSTANT CURRENT PHASE**

The bg2406x family offers on-chip current regulation. The current regulation is defined by the value of the resistor connected to ISET pin.

During a charge cycle the fast charge current 
$$I_{O(OUT)}$$
 is applied to the battery if the battery voltage is above the  $V_{(LOWV)}$  threshold (2.95 V typical): 
$$I(OUT) = I_{O(OUT)} = \frac{V_{(SET)} \times K_{SET)}}{R_{ISET}}$$
(3)

Where  $K_{(SET)}$  is the output current set factor and  $V_{(SET)}$  is the output current set voltage.

During a charge cycle if the battery voltage is below the  $V_{(LOWV)}$  threshold a pre-charge current  $I_{(PRECHG)}$  is applied to the battery. This feature revives deeply discharged cells.

$$I(OUT) = I_{(PRECHG)} = \frac{V_{(PRECHG)} \times K_{SET)}}{R_{ISET}} \sim \frac{I_{O(OUT)}}{10}$$
(4)

Where  $K_{(SET)}$  is the output current set factor and  $V_{(PRECHG)}$  is the precharge set voltage.

At low constant current charge currents, less than 350 mA, it is recommended that a 0.47-μF capacitor be placed between the ISET and BAT pins to insure stability, see Figure 16.

#### **CHARGE CURRENT TRANSLATOR**

When the charge function is enabled internal circuits generate a current proportional to the charge current at the ISET pin. This current, when applied to the external charge current programming resistor R<sub>ISET</sub> generates an analog voltage that can be monitored by an external host to calculate the current sourced from the OUT pin.

$$V(ISET) = I(OUT) \times \frac{R_{ISET}}{K_{(SET)}}$$
(5)

#### **BATTERY VOLTAGE REGULATION**

The battery pack voltage is sensed through the BAT pin, which is tied directly to the positive side of the battery pack. The bg2406x monitors the battery pack voltage between the BAT and VSS pins. When the battery voltage rises to V<sub>O(REG)</sub> threshold the voltage regulation phase begins and the charging current begins to taper down. The voltage regulation threshold  $V_{O(REG)}$  is fixed by an internal IC voltage reference.



#### PRE-CHARGE TIMER

The bq2406x family activates an internal safety timer during the battery pre-conditioning phase. The charge safety timer time-out value is set by the external resistor connected to TMR pin,  $R_{TMR}$  and the timeout constants  $K_{(PCHG)}$  and  $T_{(CHG)}$ :

 $T_{(PCHG)} = K_{(PCHG)} \times T_{(CHG)}$ 

The pre-charge timer operation is detailed in Table 4.

**Table 4. Pre-Charge Timer Operational Modes** 

bq2460X MODE	V(OUT) > V <sub>(LOWV)</sub>	PRE-CHARGE TIMER MODE
STANDBY (CE = Hi)	X	RESET
CHARGING	Yes	RESET
SUSPEND (TS out of range)	Yes	RESET
SUSPEND (TS out of range)	No	Hold
CHARGING, TMR PIN NOT OPEN	No	COUNTING, EXTERNAL PROGRAMMED RATE
CHARGING, TMR PIN OPEN	X	RESET

In SUSPEND mode the pre-charge timer is put on hold (i.e., pre-charge timer is not reset), normal operation resumes when the timer returns to the normal operating mode (COUNTING). If V(BAT) does not reach the internal voltage threshold  $V_{(LOWV)}$  within the pre-charge timer period a fault condition is detected, the charger is turned off and the pre-charge safety timer fault condition is latched.

When the pre-charge timer fault latch is set the charger is turned off. Under those conditions a small current  $I_{FAULT}$  is applied to the OUT pin, as long as input power (IN) is detected AND V(OUT) <  $V_{(LOWV)}$ , as part of a timer fault recovery protocol. This current allows the output voltage to rise above the pre-charge threshold  $V_{(LOWV)}$ , resetting the pre-charge timer fault latch when the pack is removed. Table 5 further details the pre-charge timer fault latch operation.

Table 5. Pre-Charge Timer Latch Functionality

PRE-CHARGE TIMER FAULT ENTERED WHEN	PRE-CHARGE TIMER FAULT LATCH RESET AT
	CE rising edge or OVP detected
Pre-charge timer timeout AND V(OUT) > V <sub>(LOW V)</sub>	Input power removed (not detected)
	Timer function disabled

#### THERMAL PROTECTION LOOP

An internal control loop monitors the bq2406x junction termperature ( $T_J$ ) to ensure safe operation during high power dissipations and or increased ambient temperatures. This loop monitors the bq2406x junction temperature and reduces the charge current as necessary to keep the junction temperature from exceeding,  $T_{J(REG)}$ , (112°C, typical).

The bq2406x's thermal loop control can reduce the charging current down to ~200mA if needed. If the junction temperature continues to rise, the IC will enter thermal shutdown.

#### THERMAL SHUTDOWN AND PROTECTION

Internal circuits monitor the junction temperature,  $T_J$ , of the die and suspends charging if  $T_J$  exceeds an internal threshold  $T_{(SHUT)}$  (155°C typical). Charging resumes when  $T_J$  falls below the internal threshold  $T_{(SHUT)}$  by approximately 20°C.






Figure 19. Thermal Regulation Loop Performance and Thermal Shutdown

#### **DYNAMIC TIMER FUNCTION**

The charge and pre-charge safety timers are programmed by the user to detect a fault condition if the charge cycle duration exceeds the total time expected under normal conditions. The expected charge time is usually calculated based on the fast charge current rate.

When the thermal loop is activated the charge current is reduced, and bq2406x activates the dynamic timer control, an internal circuit that slows down the safety timer's clock frequency. The dynamic timer control circuit effectively extends the safety time duration for either the precharge or fast charge timer modes. This minimizes the chance of a safety timer fault due to thermal regulation.

The bq2406x dynamic timer control (DTC) monitors the voltage at pin ISET during pre-charge and fast charge, and if in thermal regulation slows the clock frequency proportionately to the change in charge current. The time duration is based on a  $2^{24}$  ripple counter, so slowing the clock frequency is a real time correction. The DTC circuit changes the safety timers clock period based on the  $V_{(SET)}/V_{(ISET)}$  ratio (fast charge) or  $V_{(PRECHG)}/V_{(SET)}$  ratio (pre-charge). Typical safety timer multiplier values relative to the  $V_{(SET)}/V_{(ISET)}$  ratio is shown in Figure 20 and Figure 21.






Figure 20. Safety Timer Linearity Internal Clock Period Multiplication Factor




Figure 21. bq2406x Safety Timer Linearity for  $R_{\text{TMR}}$  Values






Figure 22. bq2406x Oscillator Linearity vs  $I_{TMR}$   $R_{TMR}$  30  $K\Omega$  – 100  $K\Omega$ 

#### CHARGE TERMINATION DETECTION AND RECHARGE

The charging current is monitored the during the voltage regulation phase. Charge termination is indicated at the STATx pins (STAT1 = Hi-Z; STAT2 = Low ) once the charge current falls below the termination current threshold  $I_{(TERM)}$ . A deglitch period  $T_{DGL(TERM)}$  is added to avoid false termination indication during transient events.

Charge termination is not detected if the charge current falls below the termination threshold as a result of the thermal loop activation. Termination is also not detected when charger enters the suspend mode, due to detection of invalid pack temperature or internal thermal shutdown.

Table 6 describes the termination latch functionality.

**Table 6. Termination Latch Functionality** 

TERMINATION DETECTED LATCHED WHEN	TERMINATION LATCH RESET AT		
$I(OUT) < I_{(TERM)} \text{ AND } t > T_{DGL(TERM)} \text{ AND } V(OUT) > V_{(RCH)}$	CE rising edge or OVP detected		
	New charging cycle started; see state diagram		
	Termination disabled		

#### The termination function is DISABLED:

- 1. In bq24060/61/64 the termination is disabled when the TMR pin is left open (floating).
- 2. In bq24063 leaving TMR pin open (floating) does NOT disable the termination. The only way to disable termination in the bq24063 is to set  $\overline{\text{TE}} = \text{HIGH}$ .

#### **BATTERY ABSENT DETECTION - VOLTAGE MODE ALGORITHM**

The bq2406x provides a battery absent detection scheme to reliably detect insertion and/or removal of battery packs. The detection circuit applies an internal current to the battery terminal, and detects battery presence based on the terminal voltage behavior. Figure 23 has a typical waveform of the output voltage when the battery absent detection is enabled and no battery is connected:






Figure 23. Battery-Absent Detection Waveforms

The battery absent detection function is disabled if the voltage at the BAT pin is held above the battery recharge threshold,  $V_{(RCH)}$ , after termination detection. When the voltage at the BAT pin falls to the recharge threshold, either by connection of a load to the battery or due to battery removal, the bq2406x begins a battery absent detection test. This test involves enabling a detection current,  $I_{DET(DOWN)}$ , for a period of  $T_{(DETECT)}$  and checking to see if the battery voltage is below the pre-charge threshold,  $V_{(LOWV)}$ . Following this, the precharge current,  $I_{DET(UP)}$  is applied for a period of  $T_{(DETECT)}$  and the battery voltage checked again to be above the recharge threshold.

Passing both of the discharge and charging tests (battery terminal voltage being below the pre-charge and above the recharge thresholds on the battery detection test) indicates a battery absent fault at the STAT1 and STAT2 pins. Failure of either test starts a new charge cycle. For the absent battery condition the voltage on the BAT pin rises and falls between the  $V_{(LOWV)}$  and  $V_{O(REG)}$  thresholds indefinitely. See the operation flowchart for more details on this algorithm. If it is desired to power a system load without a battery, it is recommended to float the TMR pin which puts the charger in *LDD mode* (disables termination).

The battery absent detection function is disabled when the termination is disabled.

The bq2406x provides a small battery leakage current, IBAT(DONE) (1  $\mu$ A typical), after termination to pull down the BAT pin voltage in the event of battery removal. If the leakage on the OUT pin is higher than this pulldown current, then the voltage at the pin remains above termination and a battery-absent state will not be detected. This problem is fixed with the addition of a pulldown resistor of 2 M $\Omega$  to 4 M $\Omega$  from the OUT pin to VSS. A resistor too large (< 2 M $\Omega$ ) can cause the OUT pin voltage to drop below the V(LOWV) threshold before the recharge deglitch (typical 25 ms) expires, causing a fault condition. In this case the bq2406x provides a fault current (typical 750  $\mu$ A) to pull the pin above the termination threshold.

#### **CHARGE SAFETY TIMER**

As a safety mechanism the bq2406x has a user-programmable timer that monitors the total fast charge time. This timer (charge safety timer) is started at the beginning of the fast charge period. The safety charge timeout value is set by the value of an external resistor connected to the TMR pin ( $R_{TMR}$ ); if pin TMR is left open (floating) the charge safety timer is disabled.

The charge safety timer time-out value is calculated as follows:

 $T_{(CHG)} = [K_{(CHG)} \times R_{(TMR)}]$ 

The safety timer operation modes are shown in Table 7



Table 7	Charge	Safety	Timer	Operational	Modes
I able 1	. Ciiaiye	Salety	1111161	Operational	MOGES

bq2460X	V(OUT) > V <sub>(LOWV)</sub>	CHARGE SAFETY TIMER MODE
STANDBY	X	RESET
CHARGING	No	RESET
SUSPEND	No	RESET
SUSPEND	Yes	SUSPEND
CHARGING, TMR PIN NOT OPEN	Yes	COUNTING
CHARGING, TMR PIN OPEN	X	RESET

In SUSPEND mode the charge safety timer is put on hold (i.e., charge safety timer is not reset), normal operation resumes when the TS fault is removed and the timer returns to the normal operating mode (COUNTING). If charge termination is not reached within the timer period a fault condition is detected. Under those circumstances the LED status is updated to indicate a fault condition and the charger is turned off.

When the charge safety timer fault latch is set and the charger is turned off a small current IFAULT is applied to the OUT pin, as long as input power (IN) is detected **AND**  $V(OUT) < V_{(RCHG)}$ , as part of a timer fault recovery protocol. This current allows the output voltage to rise above the recharge threshold  $V_{(RCHG)}$  if the pack is removed, and assures that the charge safety timer fault latch is reset if the pack is removed and re-inserted. Table 8 further details the charge safety timer fault latch operation.

**Table 8. Charge Safety Timer Latch Functionality** 

CHARGE SAFETY TIMER FAULT ENTERED		CHARGE SAFETY TIMER FAULT LATCH RESET AT		
		CE rising edge, or OVP detected		
V(OUT) > V <sub>(LOW V)</sub>		Input power removed (not detected)		
		New charging cycle started; see state diagram		

#### SHORT CIRCUIT PROTECTION

The internal comparators monitor the battery voltage and detect when a short circuit is applied to the battery terminal. If the voltage at the BAT pin is less than the internal threshold V(scind) (1.8 V typical), the STAT pins indicate a fault condition (STAT1 = STAT2 = Hi-Z). When the voltage at the BAT pin falls below a second internal threshold V(sc) (1.4 V typical), the charger power stage is turned off. A recovery current, I(short) (22 mA typical), is applied to the BAT pin, enabling detection of the short circuit removal. The battery output current versus battery voltage is shown in the graph, Figure 24




Figure 24. bq2406x Short Circuit Behavior

## SLUS689A-JUNE 2006-REVISED OCTOBER 2006



See the application section for additional details on start-up operation with  $V(BAT) < V_{(SC)}$ .

## STARTUP WITH DEEPLY DEPLETED BATTERY CONNECTED

The bq2406x charger furnishes the programmed charge current if a battery is detected. If no battery is connected the bq2406x operates as follows:

- The output current is limited to 22 mA (typical), if the voltage at BAT pin is below the short circuit detection threshold V<sub>(SC)</sub>, 1.8 V typical.
- The output current is regulated to the programmed pre-charge current if V<sub>(SC)</sub> < V(BAT) < V<sub>(LOWV)</sub>.
- The output current is regulated to the programmed fast charge current If V(BAT) > V<sub>(LOWV)</sub> AND voltage regulation is not reached.

The output voltage collapses if no battery is present and the end equipment requires a bias current larger that the available charge current.





#### APPLICATION INFORMATION

## **SELECTING INPUT AND OUTPUT CAPACITOR**

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A 1-μF ceramic capacitor, placed in close proximity to the IN pin and GND pad, works fine. In some applications, depending on the power supply characteristics and cable length, it may be necessary to increase the input filter capacitor to avoid exceeding the IN pin maximum voltage rating during adapter hot plug events.

The bg2406x only requires a small output capacitor for loop stability. A 0.47 µF ceramic capacitor placed between the BAT and ISET pad is typically sufficient.

## bq2406x CHARGER DESIGN EXAMPLE

#### Requirements

- Supply voltage = 5 V
- Safety timer duration of 5 hours for fast charge
- Fast charge current of approximately 750 mA
- Battery temp sense is not used

#### **Calculations**

Program the charge current for 750 mA:

 $INISET = [V_{(SET)} \times K_{(SET)} / I_{(OUT)}]$  from electrical characteristics table. . .  $V_{(SET)} = 2.5 \text{ V}$  from electrical characteristics table. . .  $K_{(SET)} = 335$   $R_{ISET} = [2.5 \text{ V} \times 335 / 0.75 \text{ A}] = 1.12 \text{ k}\Omega$  Selecting the closest standard value. Use ISET gram 5-hour SETSelecting the closest standard value, use a 1.13 k $\Omega$  resistor connected between ISET (pin 6) and ground.

Program 5-hour safety timer timeout:

 $R_{(TMR)} = [T_{(CHG)} / K_{(CHG)}]$ 

from the electrical characteristics table. . .  $K_{(CHG)} = 0.1 \text{ hr} / \text{k}\Omega$ 

 $K_{(TMR)} = [5 \text{ hrs} / (0.1 \text{ hr} / \text{k}\Omega)] = 50 \text{ k}\Omega$ 

Selecting the closest standard value, use a 49.9 k $\Omega$  resistor connected between TMR (pin 2) and ground.

#### Disable the temp sense function:

A constant voltage between  $V_{TS1}$  and  $V_{TS2}$  on the TS input disables the temp sense function.

from electrical characteristics table. . .  $V_{(TS1)} = 30\% \times V_{IN}$ 

from electrical characteristics table. . .  $V_{(TS2)}$  = 61%  $\times$   $V_{IN}$ 

A constant voltage of 50% × Vin disables the temp sense function, so a divide-by-2 resistor divider connected between Vin and ground can be used. Two 1-m $\Omega$  resistors keeps the power dissipated in this divider to a minimum.

For a 0-45°C range with a Semitee 103AT thermistor, the thermistor values are 4912 at 450°C and 2728k at 0°C. RT1 (top resisotr) and RT2 (bottom resistor) are calculated as follows:

SLUS689A-JUNE 2006-REVISED OCTOBER 2006



## **APPLICATION INFORMATION (continued)**

$$R_{T2} = \frac{2.5 R_{TC} R_{TH}}{R_{TC} - 3.5 R_{TH}} = \frac{2.5 (27.28k) (4.912k)}{27.28k - 3.5(4.912k)} = 33.2k;$$

$$7 R_{TL} R_{T2} = \frac{7 (4.921k) (33.2k)}{27.28k - 3.5(4.912k)} = 33.2k;$$

$$R_{T1} = \frac{7 R_{TH} R_{T2}}{3 \left[ R_{TH} + R_{T2} \right]} = \frac{7 (4.921k) (33.2k)}{3 \left[ 4.921k + 33.2k \right]} = 10k$$
(6)

PIN COMPONENTS

IN In most applications, the minimum input capacitance needed is a 0.1  $\mu F$  ceramic decoupling

capacitor near the input pin connected to ground (preferably to a grond plane through vias). The recommended amount of input capacitance is 1  $\mu$ F or at least as much as on the output pin. This added capacitance helps with hot plug transients, input inductance and

initial charge transients.

OUT There is no minimum value for capacitance for this output, but it is recommended to connect

a 1  $\mu$ F ceramic capacitor between OUT and ground. This capacitance helps with termination, and cycling frequency between *charge done* and refresh charge when no battery is present. It also helps cancel out any battery lead inductance for long leaded battery packs. It is recommended to put as much ceramic capacitance on the input as the

output so as not to cause a drop out of the input when charging is initiated.

ISET/BAT For stability reasons, it may be necessary to put a 0.47-µF capacitor between the ISET and

BAT pin..

STAT1/2 and PG Optional (LED STATUS - See below, Processor Monitored; or no status)

STAT1 Connect the cathode of a red LED to the open-collector STAT1 output, and connect the

anode of the red LED to the input supply through a 1.5 k $\Omega$  resistor that limits the current.

STAT2 Connect the cathode of a green LED to the open-collector STAT2 output, and connect the

anode of the green LED to the input supply through a 1.5 k $\Omega$  resistor that limits the current.

PG Connect the cathode of an LED to the open-collector PG output, and connect the anode of

the LED to the input supply through a 1.5 k $\Omega$  resistor to limit the current.

#### THERMAL CONSIDERATIONS

The bq2406x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note (SLUA271).

The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta(\mathsf{JA}) = \frac{\mathsf{T}_\mathsf{J} - \mathsf{T}_\mathsf{A}}{\mathsf{P}} \tag{7}$$

Where:

 $T_J$  = chip junction temperature

T<sub>A</sub> = ambient temperature

P = device power dissipation

Factors that can greatly influence the measurement and calculation of  $\theta_{\text{JA}}$  include:

- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow



#### **APPLICATION INFORMATION (continued)**

Whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V(IN) - V(OUT)] \times I(OUT)$$

Due to the charge profile of Li-Ion batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See the charging profile, Figure 13.

If the board thermal design is not adequate the programmed fast charge rate current may not be achieved under maximum input voltage and minimum battery voltage, as the thermal loop can be active effectively reducing the charge current to avoid excessive IC junction temperature.

#### USING ADAPTERS WITH LARGE OUTPUT VOLTAGE RIPPLE

Some low cost adapters implement a half rectifier topology, which causes the adapter output voltage to fall below the battery voltage during part of the cycle. To enable operation with low cost adapters under those conditions the bq2406x family keeps the charger on for at least 30 msec (typical) after the input power puts the part in sleep mode. This feature enables use of external low cost adapters using 50 Hz networks.

The backgate control circuit prevents any reverse current flowing from the battery to the adapter terminal during the charger off delay time.

Note that the  $\overline{PG}$  pin is not deglitched, and it indicates input power loss immediately after the input voltage falls below the output voltage. If the input source frequently drops below the output voltage and recovers, a small capacitor can be used from  $\overline{PG}$  to VSS to prevent /PG flashing events.

#### **PCB LAYOUT CONSIDERATIONS**

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2406x, with short trace runs to both IN, OUT and GND (thermal pad).
- All low-current GND connections should be kept separate from the high-current charge or discharge paths
  from the battery. Use a single-point ground technique incorporating both the small signal ground path and
  the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bq2406x family are packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note (SLUA271).



## PACKAGE OPTION ADDENDUM

2-Oct-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
BQ24060DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24060DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24060DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24060DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24061DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24061DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24061DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24061DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24064DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24064DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24064DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24064DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## 查询"BQ24064DRCR"供应商




## **PACKAGE OPTION ADDENDUM**

2-Oct-2006

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

A Metalized features are supplier options and may not be on the package.






# THERMAL PAD MECHANICAL DATA DRC (S-PDSO-N10)

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## DRC (S-PDSO-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com Audio dataconverter.ti.com Automotive dsp.ti.com Broadband interface.ti.com Digital Control logic.ti.com Military power.ti.com Optical Networking microcontroller.ti.com Security www.ti.com/lpw Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265