

UTC 3544 LINEAR INTEGRATED CIRCUIT

HEADPHONE AMPLIFIER FOR CD-ROMS

DESCRIPTION


The UTC 3544 is digital-source dual headphone amplifier. The UTC 3544 has a fixed gain of 6dB so that external gain setting is unnecessary. The UTC 3544 has internal mute function so that prevention of the popping sound when power is turned on and off is greatly simplified. Also, The UTC 3544 is equipped with thermal shutdown circuits to prevent damage from short circuits.

FEATURES

- *Internal mute function to prevent popping sounds when the power is turned on and off.
- *Built-in thermal shutdown circuit (150) to prevent damage to the IC if a short circuit occurs.

APPLICATIONS

Devices that use the headphone output from CD-ROMs, CDs, MDs, personal computers, notebook computers, camcorders, etc.



*Pb-free plating product number: 3544L

ABSOLUTE MAXIMUM RATINGS (Ta=25)

PARAMETER	SYMBOL	RATINGS	UNIT
Applied voltage	Vmax	7.0	V
Power dissipation	P _d	450 *	mW
Operating temperature	T _{opr}	-25 ~ +75	
Storage temperature	T _{stg}	-55 ~ +125	


*Reduced by 4.5mW for each increase in Ta of 1 over 25

RECOMMENDED OPERATING CONDITIONS (Ta=25)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Power supply voltage	V _{cc}	2.8		6.5	V

UTC 3544 LINEAR INTEGRATED CIRCUIT

BLOCK DIAGRAM



UTC 3544 LINEAR INTEGRATED CIRCUIT

PIN DESCRIPTIONS


PIN NO.	PIN NAME	I/O	PIN VOLTAGE	INTERNAL EQUIVALENT CIRCUIT	FUNCTION
1	OUT1	O	2.1V		Output pin
7	OUT2	O	2.1V (Vcc=5V)		Function: Output pin
2	MUTE	I	0.1V (When open)		Mute control pin (set to low for prevention of popping noise when power is turned on and off). Operating: High Muting: Low(open)
3	IN1	I	2.1V		Input pin
5	IN2	I	2.1V (Vcc=5V)		Function: Input pin
6	BIAS	I/O	2.1V (Vcc=5V)		Bias pin(the external 47 μ F capacitor also serves as the anti-pop time constant, therefore make the proper considerations be changing it).
4	GND	I	-		
5	Vcc	I	-		

UTC 3544 LINEAR INTEGRATED CIRCUIT

ELECTRICAL CHARACTERISTICS (Ta=25 ,Vcc=5.0V,RL=32 ,VIN= -6dBV, f=1kHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Quiescent current	I _Q	V _{IN} =0Vrms	4	7	10	mA
Mute pin control voltage	V _{TM}		0.3	0.7	1.6	V
Voltage gain	G _{vc}		4	6	8	dB
Voltage gain difference between channels	G _{vc}		-0.5	0	0.5	dB
Total harmonic distortion	THD	BW=20 ~ 20kHz		0.02	0.1	%
Rated output 1	P _{O1}	RL=32 ,THD<0.1%	25	31		mW
Rated output 2	P _{O2}	RL=16 ,THD<0.1%	50	62		mW
Output noise voltage	V _{NO}	BW=20 ~ 20kHz,Rg=0		-93	-85	dBV
Channel separation	CS	Rg=0	82	90		dB
Mute attenuation	ATT	Rg=0	70	80		dB
Ripple rejection	RR	f _{RR} =100Hz,V _{RR} = -20dBV	50	57		dB

MEASUREMENT CIRCUIT




UTC 3544 LINEAR INTEGRATED CIRCUIT

MEASUREMENT CONDITIONS

SIGNAL	SW TABLE						MONITOR	CONDITIONS
	SW1	SW3	SW5	SW7	SW8A	SW8B		
I _Q	1	1	1	1	2	OFF	I _Q	
V _{TM}								
G _{vc}	1	2	2	1	2	ON	V1AC,V2AC	f=1kHz,V _{IN1/2} =-6dBV, V _{TM} =1.6V
G _{vc}								GVC1 – GVC2
THD	1	2	2	1	2	ON	V1AC,V2AC	f _{in} =1kHz,V _{IN1/2} = -6dBV, V _{TM} =1.6V
P _{o1}	1	2	2	1	2	ON	V1AC,V2AC	f _{in} =1kHz,V _{IN1/2} = -6dBV, V _{TM} =1.6V
P _{o2}	2	2	2	2	2	ON	V1AC,V2AC	f _{in} =1kHz,V _{IN1/2} = -6dBV, V _{TM} =1.6V
V _{NO}	1	1	1	1	2	ON	V1AC,V2AC	
CS	1	1	2	1	2	ON	V1AC,V2AC	f _{in} =1kHz,V _{IN2} = -6dBV, V _{TM} =1.6V
	1	2	1	1	2	ON	V1AC,V2AC	f _{in} =1kHz,V _{IN1} = -6dBV, V _{TM} =1.6V
ATT	1	2	2	1	2	ON	V1AC,V2AC	f _{in} =1kHz,V _{IN1/2} = -6dBV, V _{TM} =0.3VB
RR	1	1	1	1	1	ON	V1AC,V2AC	V _{RR} = -20dBV, f _{RR} =100Hz

CIRCUIT OPERATION

Rising edge timing




A: MUTE period(use with MUTE=Low to prevent the popping noise when the power is turned on and off).

B: MUTE release time(used to prevent the popping noise at the release of MUTE with the external C2 and R2 and therefore possesses a time constant,so be careful of the timing).

C: MUTE start time(also possesses a time constant like the MUTE release time).

UTC 3544 LINEAR INTEGRATED CIRCUIT

APPLICATION EXAMPLE



EXPLANATION OF EXTERNAL COMPONENTS

(1) Input coupling capacitor (C3 and C5)

Determined by the low-band cut-off frequency. Since the input impedance for this IC is 180k, it can be determined by the formula below, but take into consideration the fluctuations, ambient temperature, etc. (a multi-layered ceramic capacitor is recommended).

$$C3(C5) = 1 / (2 \times 180k \times f)$$

(2) BIAS capacitor (C6)

47 µF when Vcc=5V, and 33 µF when Vcc=3V. If the capacitance is lowered too much, the electrical characteristics will be adversely affected and popping noise may occur. Therefore, take the sufficient considerations before changing these values.

(3) MUTE pin for anti-pop measures (R2 and C2)

Possesses an impedance of 190k with respect to GND, so if R2 is increased too much, the MUTE mode may become unable to be released.

(4) Output coupling capacitor (C1 and C7)

Determined by the low-band cutoff frequency. As the output load resistance value RL (assuming that for output protection or current limiting, a resistor Rx will be inserted), it can be determined by the formula below.

$$C1(C7) = 1 / (2 \times (RL + Rx) \times f)$$

(5) Input gain adjustment resistor (R3 and R4)

Input gain adjustment can be performed by external resistors R3 and R4. The desired gain can be set by the formula given below.

$$G_{vc} = 6 + 20 \log(90k / (90k + R3)) \quad [\text{dB}]$$

UTC 3544 LINEAR INTEGRATED CIRCUIT

ELECTRICAL CHARACTERISTIC CURVES

Fig.1 Quiescent current vs. power supply voltage




Fig.2 Pin DC current vs. power supply voltage




Fig.3 Output voltage vs. MUTE control voltage





Fig.4 Voltage gain vs. frequency



UTC 3544 LINEAR INTEGRATED CIRCUIT

Fig.5 Total harmonic distortion vs. output voltage (I)




Fig.6 Total harmonic distortion vs. output voltage (II)




Fig.7 Total harmonic distortion vs. output voltage (III)




Fig.8 Total harmonic distortion vs. output voltage(IV)




Fig.9 Channel separation vs.frequency





Fig.10 MUTE attenuation vs.frequency



UTC 3544 LINEAR INTEGRATED CIRCUIT

Fig.11 Ripple rejection vs.frequency





Fig.12 Ripple rejection vs.power supply voltage



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.