

October 2001 Revised October 2001

74ALVC16500

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16500 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a high-impedance state.

<u>Data flow</u> for B to <u>A is similar</u> to that of A to B but uses <u>OEBA</u>, LEBA, and <u>CLKBA</u>. The output enables are complementary (OEAB is active HIGH and <u>OEBA</u> is active LOW).

The ALVC16500 is designed for low voltage (1.65V to 3.6V) $\rm V_{CC}$ applications with I/O capability up to 3.6V.

The 74ALVC16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (A to B, B to A)
 - 3.4 ns max for 3.0V to 3.6V V_{CC} 4.0 ns max for 2.3V to 2.7V V_{CC} 7.0 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V


Note 1: $\overline{\text{D}}$ ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pull-up resistor and $\overline{\text{OEAB}}$ should be tied to GND through a pull-down resistors; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74ALVC16500MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description		
OEAB	Output Enable Input for A to B Direction (Active HIGH)		
OEBA	Output Enable Input for B to A Direction (Active LOW)		
LEAB, LEBA	Latch Enable Inputs		
CLKAB, CLKBA	Clock Inputs		
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs		
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs		

Function Table (Note 2)

	Inp	Outputs		
OEAB	LEAB	CLKAB	$\mathbf{A}_{\mathbf{n}}$	B _n
L	Х	Х	Х	Z
Н	Н	X	L	L
Н	Н	X	Н	н
Н	L	\downarrow	L	L
Н	L	\downarrow	Н	н
Н	L	Н	Х	B ₀ (Note 3)
Н	L	L	Х	B ₀ (Note 4)

H = HIGH Voltage Level


Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA and $\overline{\text{CLKBA}}$. $\overline{\text{OEBA}}$ is active LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

 $\begin{tabular}{ll} \textbf{Note 4:} & \textbf{Output level before the indicated steady-state input conditions} \\ \textbf{were established, provided that } \hline \textbf{CLKAB} & \textbf{was LOW before LEAB went LOW}. \\ \end{tabular}$

L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance



Absolute Maximum Ratings(Note 5)

DC Input Diode Current (I_{IK})

 $V_I < 0V$ –50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ –50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

 $\operatorname{DC}\operatorname{V}_{\operatorname{CC}}$ or GND Current per

 $\begin{tabular}{lll} Supply Pin (I_{CC} \ or \ GND) & \pm 100 \ mA \\ Storage Temperature Range (T_{STG}) & -65^{\circ}C \ to +150^{\circ}C \\ \end{tabular}$

Recommended Operating Conditions (Note 7)

Power Supply

 $\begin{tabular}{ll} Operating & 1.65V to 3.6V \\ Input Voltage (V_I) & 0V to V_{CC} \\ Output Voltage (V_O) & 0V to V_{CC} \\ \end{tabular}$

Free Air Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
		Conditions	(V)	IVIII	IVIAX	
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = 100 \mu A$	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12 \text{ mA}$	2.3		0.7	v
			2.7		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$								
Symbol	Parameter	C _L = 50 pF			C _L = 30 pF			Units		
		$V_{CC} = 3.3V \pm 0.3V$		V _{CC} = 2.7V		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		200		100		MHz
t _{PHL} , t _{PLH}	t _{PHL} , t _{PLH} Propagation Delay		3.4	1.3	4.0	0.8	3.5	1.5	7.0	ns
	Bus to Bus	1.1	0.4	1.0		0.0	3.0			
t _{PHL} , t _{PLH}	Propagation Delay	1.1	4.7	1.3	5.8	0.8	5.3	1.5	9.8	ns
	Clock to Bus	1	7.7	1.0	0.0	0.0	0.0	1.5	0.0	110
t _{PHL} , t _{PLH}	Propagation Delay	1.1	4.3	1.3	5.4	0.8	4.9	1.5	9.8	ns
	LE to Bus	1.1	4.3	.5	5.4	0.0	4.5	1.5	9.0	115
t _{PZL} , t _{PZH}	Output Enable Time	1.1	4.3	1.3	5.4	0.8	4.9	1.5	9.8	ns
t_{PLZ} , t_{PHZ}	Output Disable Time	1.1	4.2	1.3	4.7	0.8	4.2	1.5	7.6	ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns
t _S	Setup Time	1.5		1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		1.0		ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	Units	
Зупівої	Farameter		Conditions	v _{cc}	Typical	Onits
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 50 pF	3.3	20	pF
				2.5	20	ρı

AC Loading and Waveforms


TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_L
t_{PZH} , t_{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1 MHz; $t_r=t_f=$ 2ns; ${\bf Z}_0={\bf 50}\Omega$

Symbol	V _{cc}						
Symbol	$3.3V \pm 0.3V$	2.7V	$2.5V\pm0.2V$	1.8V \pm 0.15V			
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			
V _L	6V	6V	V _{CC} *2	V _{CC} *2			



OUTPUT CONTROL

The part of th

FIGURE 2. Waveform for Inverting and Non-inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

DATA

IN



CONTROL INPUT

MR
OR
CLEAR


FIGURE 5. Propagation Delay, Pulse Width and $t_{\rm rec}$ Waveforms

FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

GND

 ${\rm v}_{\rm cc}$

GND



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com