


www.ti.com SCES814 – SEPTEMBER 2010

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

Check for Samples: SN74LV125A-Q1

FEATURES

- Qualified for Automotive Applications
- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation



DESCRIPTION

The SN74LV125A-Q1 quadruple bus buffer gate is designed for 2-V to 5.5-V V_{CC} operation.

This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	QFN – RGY	Reel of 3000	SN74LV125AQRGYRQ1	LV125Q

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.






lf.dzsc.com




FUNCTION TABLE (EACH BUFFER)

INPL	OUTPUT	
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	· · · · · · · · · · · · · · · · · · ·		MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_{I}	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high-imped	dance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range ⁽²⁾ (3)		-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	V ₁ < 0		-20	mA
I_{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V _{CC} or GND			±70	mA
θ_{JA}	Package thermal impedance (4)	RGY package		47	°C/W
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-5.

Submit Documentation Feedback

<u>₩₩₩ 排**®**₩</u>74LV125A Q1"供应商

SCES814-SEPTEMBER 2010

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		4.5	5.5	V	
		V _{CC} = 2 V	1.5			
V	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} x 0.7		V	
V_{IH}		V _{CC} = 3 V to 3.6 V	V _{CC} x 0.7		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} x 0.7			
		V _{CC} = 2 V		0.5		
V	Law law diam diam diam	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		V _{CC} x 0.3	V	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} x 0.3	V	
		V _{CC} = 4.5 V to 5.5 V		V _{CC} x 0.3		
VI	Input voltage		0	5.5	V	
V	Output voltage	High or low state	0	V_{CC}	V	
Vo	Output voltage	3-state	0	5.5	V	
		V _{CC} = 2 V		-50		
	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	mA	
I _{OH}		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-8		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16		
		$V_{CC} = 2 V$		50		
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	A	
l _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		
		V_{CC} = 2.3 V to 2.7 V		200		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT	
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	V _{CC} -0.1				
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V	
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			V	
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8				
	$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _{OH} = 2 mA	2.3 V			0.4	V	
V _{OL}	I _{OH} = 8 mA	3 V			0.44	V	
	I _{OL} = 16 mA	4.5 V			0.55		
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1	μА	
l _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ	
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μА	
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5	μΑ	
0	V V or CND	3.3 V		1.6		pF	
C _i	$V_I = V_{CC}$ or GND	5 V		1.6			

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback





SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	LOAD	T _A	=25°(3	T _{A=} -40°C to 1	25°C	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
t _{pd}	Α	Υ			8.7	16.5	1	18.5	ns
t _{en}	ŌĒ	Υ	C 50 pF		8.8	16.5	1	18.5	ns
t _{dis}	ŌĒ	Y	$C_L = 50 \text{ pF}$		7.3	18.2	1	20.5	ns
t _{sk(o)}						2			ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTBUT)	LOAD	T _A = 25°C		T _{A=} -40°C to 1	25°C	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN TYP MA	AX	MIN	MAX	
t _{pd}	Α	Υ		6.1 1 ²	1.5	1	13	ns
t _{en}	ŌĒ	Υ	C	6.2 1	1.5	1	13	ns
t _{dis}	ŌĒ	Υ	$C_L = 50 \text{ pF}$	5.5 13	3.2	1	15	ns
t _{sk(o)}					1.5			ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD CAPACITANCE	T _A =25°C		T _{A=} -40°C to 1	25°C	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN TYP M	AX	MIN	MAX	
t _{pd}	Α	Υ		4.3	7.5		10	ns
t _{en}	OE	Υ	C 50 pF	4.4	7.1		10	ns
t _{dis}	OE	Υ	$C_L = 50 \text{ pF}$	4	8.8		11	ns
t _{sk(o)}					1			ns

Submit Documentation Feedback



<u>₩豐梅•\$N74LV125A Q1"供应商</u>

SCES814-SEPTEMBER 2010

NOISE CHARACTERISTICS(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}		3		V
$V_{\text{IH}(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

⁽¹⁾ Characteristics are for surface-mount packages only.


OPERATING CHARACTERISTICS

 $T_A = 25$ °C

PARAMETER				NDITIONS	V _{CC}	TYP	UNIT
_	Dower discipation conscitones	Outpute enabled	$C_{L} = 50$	f = 10	3.3 V	15.5	~F
C_{pd}	Power dissipation capacitance	Outputs enabled	pF,	MHz	5 V	17.6	p⊦



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristicsPRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.

INVERTING AND NONINVERTING OUTPUTS

- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms

LOW- AND HIGH-LEVEL ENABLING



PACKA

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pea
SN74LV125AQRGYRQ1	ACTIVE	VQFN	RGY	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical art I and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

OTHER QUALIFIED VERSIONS OF SN74LV125A-Q1:

Catalog: SN74LV125A

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product



查询"SN74LV125A-Q1"供应商

11-Oct-2010

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV125AQRGYRQ1	VQFN	RGY	14	2000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1






查询"SN74LV125A-Q1"供应商

11-Oct-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV125AQRGYRQ1	VQFN	RGY	14	2000	346.0	346.0	29.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No—Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.




PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTES: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



查询"SN74LV125A-Q1"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications				
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio			
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive			
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications			
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers			
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps			
Interface	interface.ti.com	Energy	www.ti.com/energy			
Logic	logic.ti.com	Industrial	www.ti.com/industrial			
Power Mgmt	power.ti.com	Medical	www.ti.com/medical			
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security			
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense			
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video			
		Wireless	www.ti.com/wireless-apps			