

www.ti.com SBOS514 – MARCH 2010

Micro-Power, Zerø-Drift, Rail-to-Rail Out Instrumentation Amplifier

Check for Samples: INA333-HT

FEATURES

Low Offset Voltage: 25 μV (max at 25°C),
 G > 100

Low Drift: 0.2 μV/°C, G ≥ 1000
 Low Noise: 55 nV/√Hz, G ≥ 100

• High CMRR: 100 dB (min at 25°C), G ≥ 10

• Supply Range: +1.8 V to +5.5 V

Input Voltage: (V-) +0.1 V to (V+) -0.1 V
 Output Range: (V-) +0.05 V to (V+) -0.05V

• Low Quiescent Current: 198 μA

RFI Filtered Inputs

APPLICATIONS

- Down-Hole Drilling
- High Temperature Environments

SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extreme (-55°C/210°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- Texas Instruments' high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.
- (1) Custom temperature ranges available

DESCRIPTION

The INA333 is a low-power, precision instrumentation amplifier offering excellent accuracy. The versatile 3-op amp design, small size, and low power make it ideal for a wide range of portable applications.

A single external resistor sets any gain from 1 to 1000. The INA333 is designed to use an industry-standard gain equation: $G = 1 + (100 k\Omega/R_G)$.

The INA333 provides very low offset voltage (25 μ V at 25°C, G \geq 100), excellent offset voltage drift (0.2 μ V/°C, G \geq 100), and high common-mode rejection (100 dB at 25°C, G \geq 10). It operates with power supplies as low as 1.8 V (±0.9V), and quiescent current is only 50 μ A—ideal for battery-operated systems. Using autocalibration techniques to ensure excellent precision over the extended industrial temperature range, the INA333 also offers exceptionally low noise density (55 nV/ $\sqrt{\text{Hz}}$) that extends down to dc.


The INA333 is is specified over the $T_A = -55$ °C to +210°C temperature range.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	KGD	INA333SKGD1	NA
–55°C to 210°C	JD	INA333SJD	INA333SJD
	HKJ	INA333SHKJ	INA333SHKJ

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		INA333	UNIT
Supply voltage		+7	V
Analog input vol	tage range ⁽²⁾	(V–) – 0.3 to (V+) + 0.3	V
Output short-circ	cuit ⁽³⁾	Continuous	
Operating temper	erature range, T _A	-55 to +210	°C
Storage tempera	ature range, T _{STG}	-65 to +210	°C
Junction temper	rature, T _J	+210	°C
	Human body model (HBM)	4000	V
ESD rating	Charged device model (CDM)	1000	V
	Machine model (MM)	200	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(3) Short-circuit to ground.


⁽²⁾ Package drawings, standard packaging quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3V beyond the supply rails should be current limited to 10mA or less.



PIN CONFIGURATIONS

JD OR HKJ PACKAGE MSOP-8 (TOP VIEW)



BARE DIE INFORMATION

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION
15 mils.	Silicon with backgrind	V-	Al-Si-Cu (0.5%)

Origin







Table 1. Bond Pad Coordinates in Microns

DISCRIPTION	PAD NUMBER	а	b	С	d
R_{G}	1	250	1604.8	326	1680.8
V _{IN-}	2	21.2	1300	97.2	1376
V _{IN+}	3	21.2	978.5	97.2	1054.5
NC	4	21.2	748.65	97.2	824.65
V-	5	31.3	300	107.3	376
REF	6	1072.15	21.2	1148.15	97.2
V_{OUT}	7	1299.8	216.2	1375.8	292.2
V+	8	1289.7	700	1365.7	776
R _G	9	1071	1604.8	1147	1680.8





THERMAL CHARACTERISTICS FOR JD PACKAGE

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
0	lunction to ambient thermal registeres (1)	High-K board ⁽²⁾ , no airflow		64.9					
θ_{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	No airflow		83.4		°C/W			
θ_{JB}	Junction-to-board thermal resistance	High-K board without underfill		27.9		°C/W			
θ_{JC}	Junction-to-case thermal resistance			6.49		°C/W			

⁽¹⁾ The intent of θ_{JA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodolgy is not meant to and will not predict the performance of a package in an application-specific environment.

THERMAL CHARACTERISTICS FOR HKJ PACKAGE

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
0	Junction-to-case thermal resistance (to bottom of case)			5.7	°C ///
θ JC	Junction-to-case thermal resistance (to top of case lid - as if formed dead bug)			13.7	°C/W

ELECTRICAL CHARACTERISTICS: V_s = +1.8 V to +5.5 V

At $T_A = +25$ °C, $R_L = 10$ k Ω , $V_{REF} = V_S/2$, and G = 1, unless otherwise noted.

		T,	_λ = −55°C to +12	$T_A = +210^{\circ}C$				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
INPUT ⁽¹⁾								
Offset voltage, V _{OSI} RTI ⁽²⁾			±10 ±25/G	±25 ±75/G		±15		μV
vs Temperature				±0.1 ±0.5/G ⁽³⁾		0.2(4)(5)		μV/°C
vs Power supply PSR	$1.8 \text{ V} \le \text{V}_{\text{S}} \le 5.5 \text{ V}$		±1 ±5/G	±5 ±15/G		2.5(4)		μV/V
Long-term stability			See note (6)					
Turn-on time to specified V _{OSI}		See	Typical characte	eristics	See ⁻	Typical charac	teristics	
Impedance								
Differential Z _{IN}			100 3			100 3		$G\Omega \parallel pF$
Common-mode Z _{IN}			100 3			100 3		$G\Omega \parallel pF$
Common-mode V _{CM} voltage range	$V_O = 0 V$	(V-) + 0.1		(V+) - 0.1	(V-) + 0.1		(V+) - 0.1 V	V
Common-mode CMR rejection	DC to 60 Hz							
G = 1	$V_{CM} = (V-) + 0.1 \text{ V to}$ (V+) - 0.1 V	80	90					dB
G = 10	$V_{CM} = (V-) + 0.1 \text{ V to}$ (V+) - 0.1 V	100	110					dB
G = 100	$V_{CM} = (V-) + 0.1 \text{ V to}$ (V+) - 0.1 V	100	115			110		dB
G = 1000	$V_{CM} = (V-) + 0.1 V \text{ to}$ (V+) - 0.1 V	100	115			113		dB
INPUT BIAS CURRENT								
Input bias current I _B			±70	±200		±1260	±2044	pA
vs Temperature		See Typ	ical Characteri	stic curve	See Typical Characteristic curve		pA/°C	
Input offset current I _{OS}			±50	±200				pA
vs Temperature		See Typ	ical Characteri	stic curve	See Typ	ical Characte	ristic curve	pA/°C

⁽¹⁾ Total V_{OS} , Referred-to-input = $(V_{OSI}) + (V_{OSO}/G)$.

⁽²⁾ JED51-7, high effective thermal conductivity test board for leaded surface mount packages.

⁽²⁾ RTI = Referred-to-input.

⁽³⁾ Temperature drift is measured from -55°C to +125°C.

⁽⁴⁾ G = 1000

⁽⁵⁾ Temperature drift is measured from 125°C to +210°C.

^{(6) 300-}hour life test at +150°C demonstrated randomly distributed variation of approximately 1 μV.



ELECTRICAL CHARACTERISTICS: $V_s = +1.8 \text{ V to } +5.5 \text{ V (continued)}$

At T_A = +25°C, R_L = 10k Ω , V_{REF} = $V_S/2$, and G = 1, unless otherwise noted.

		T _A = -55°C to +125°C				T _A = +210°C		1	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
INPUT VOLTAGE NOISE									
Input voltage noise e _{NI}	G = 100, $R_S = 0 \Omega$								
f = 10 Hz			42			63		nV/√Hz	
f = 100 Hz			40			70		nV/√Hz	
f = 1 kHz			50			55		nV/√ Hz	
f = 0.1Hz to 10 Hz			2			6		μV_{PP}	
Input current noise i _N									
f = 10Hz			100					fA/√Hz	
f = 0.1Hz to 10Hz			2					pA_{PP}	
GAIN									
Gain equation G			1 + (100kΩ/ R_{G}))		$1 + (100k\Omega/R_G$)	V/V	
Range of gain ⁽⁷⁾		1		1000	100		1000	V/V	
Gain error	$V_S = 5.5 \text{ V},$ $(V-) + 100 \text{mV} \le V_O \le$ (V+) - 100 mV								
G = 1			±0.02	±0.1				%	
G = 10			±0.05	±0.5				%	
G = 100			±0.01	±0.5		±1.3		%	
G = 1000			±0.43	±1.15		±1.7		%	
GAIN (continued)									
Gain vs Temperature									
G = 1			±1	±5				ppm/°C	
G > 1 ⁽⁸⁾			±15	±50				ppm/°C	
Gain nonlinearity	$V_S = 5.5 \text{ V},$ $(V-) + 100\text{mV} \le V_O \le$ (V+) - 100mV								
G = 1 to 1000	$R_L = 10 \text{ k}\Omega$		10			10		ppm	
OUTPUT									
Output voltage swing from rail (9)	V_S = 5.5 V, R_L = 10 k Ω		See note (9)	50			185	mV	
Capacitive load drive			500			500		pF	
Short-circuit I _{SC}	Continuous to common		-55, +5			-36, +1		mA	
CURRENCY RESPONSE			,			,			
Bandwidth, –3dB									
Range of gain ⁽⁷⁾									
G = 1			150					kHz	
G = 10			35					kHz	
G = 100			3.5			3.1		kHz	
G = 1000			350			300		Hz	
Slew rate SR	$V_S = 5 \text{ V}, V_O = 4 \text{ V Step}$								
G = 1	3 - 1, 10 1 - Clop		0.16			0.25		V/µs	
G = 100			0.06			0.04		V/μs	
Settling time to t _S 0.01%								,,,,,	
G = 1	V _{STEP} = 4 V		35			32		μS	
G = 100	V _{STEP} = 4 V		240			326		μs	
Settling time to t _S 0.001%									

Not recommend gain < 100 for 210°C application.


Does not include effects of external resistor R_G . See Typical Characteristics curve, *Output Voltage Swing vs Output Current* (Figure 31). (9)



ELECTRICAL CHARACTERISTICS: V_S = +1.8 V to +5.5 V (continued)

At $T_A = +25$ °C, $R_L = 10$ k Ω , $V_{REF} = V_S/2$, and G = 1, unless otherwise noted.

		TA	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		$T_A = +210^{\circ}C$			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
G = 1	V _{STEP} = 4 V		60			55		μS
G = 100	$V_{STEP} = 4 V$		500			530		μS
Overload recovery	50% overdrive		52			28		μS
REFERENCE INPUT								
R _{IN}			300			300		kΩ
Voltage range		V-		V+	V-		V+	V
POWER SUPPLY								
Voltage range								
Single		+1.8		+5.5	+1.8		+5.5	V
Dual		±0.9		±2.75	±0.9		±2.75	V
Quiescent current I _Q	$V_{IN} = V_{S}/2$		50	75				μА
vs Temperature				80		198	345	μ Α
TEMPERATURE RANGE								
Specified temperature range		-55		+125	-55		+210	°C
Operating temperature range		-55		+125	-55		+210	°C



Notes

- 1. See datasheet for absolute maximum and minimum recommended operating conditions.
- 2. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. INA333SKGD1 Operating Life Derating Chart

TYPICAL CHARACTERISTICS

At $T_A = +25$ °C, $V_S = 5$ V, $R_L = 10$ k Ω , $V_{REF} =$ midsupply, and G = 1, unless otherwise noted.

INPUT OFFSET VOLTAGE




Figure 2.

INPUT VOLTAGE OFFSET DRIFT (125°C to +210°C)




Figure 4.

INPUT VOLTAGE OFFSET DRIFT (-40°C to +125°C)




Figure 3.

OUTPUT OFFSET VOLTAGE




Figure 5.



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, R_L = 10k Ω , V_{REF} = midsupply, and G = 1, unless otherwise noted.

OUTPUT VOLTAGE OFFSET DRIFT (-40°C to +125°C)




Figure 6.

OFFSET VOLTAGE vs COMMON-MODE VOLTAGE




Figure 7.

0.1Hz TO 10Hz NOISE




Figure 8.

0.1Hz TO 10Hz NOISE




Figure 9.

SPECTRAL NOISE DENSITY




Figure 10.

NONLINEARITY ERROR




Figure 11.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, R_L = 10k Ω , V_{REF} = midsupply, and G = 1, unless otherwise noted.




Figure 12.




Figure 13.

SMALL-SIGNAL STEP RESPONSE




Figure 14.




Figure 15.




Figure 16.




Figure 17.



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, R_L = 10k Ω , V_{REF} = midsupply, and G = 1, unless otherwise noted.




Figure 18.




Figure 19.

COMMON-MODE REJECTION RATIO vs TEMPERATURE




Figure 20.

COMMON-MODE REJECTION RATIO vs FREQUENCY




Figure 21.

TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE




Figure 22.

TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE




Figure 23.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, R_L = 10k Ω , V_{REF} = midsupply, and G = 1, unless otherwise noted.

TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE




Figure 24.

TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE




Figure 25.

POSITIVE POWER-SUPPLY REJECTION RATIO





Figure 26.

NEGATIVE POWER-SUPPLY REJECTION RATIO



INPUT BIAS CURRENT vs TEMPERATURE




Figure 28.

| INPUT BIAS CURRENT | vs COMMON-MODE VOLTAGE

Figure 27.





Figure 29.



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = 5V, R_L = 10k Ω , V_{REF} = midsupply, and G = 1, unless otherwise noted.







Figure 31.





QUIESCENT CURRENT vs COMMON-MODE VOLTAGE

 I_{OUT} (mA)




Figure 33.



APPLICATION INFORMATION

Application information below is provided for commercial temperature as a reference and not for high temperature.

It is not recommonded to use gain < 100 for the high temperature (210°C) application. A filter is needed between Pin 1 and Pin 9 for gain = 100 and gain = 1000 in 210°C application. Recommended resistor value is 3.5 k Ω and capacitor value is 10 nF.

Figure 34 shows the basic connections required for operation of the INA333. Good layout practice mandates the use of bypass capacitors placed close to the device pins as shown.

The output of the INA333 is referred to the output reference (REF) terminal, which is normally grounded. This connection must be low-impedance to assure good common-mode rejection. Although 15 Ω or less of stray resistance can be tolerated while maintaining specified CMRR, small stray resistances of tens of ohms in series with the REF pin can cause noticeable degradation in CMRR.

SETTING THE GAIN

Gain of the INA333 is set by a single external resistor, R_{G} , connected between pins 1 and 8. The value of R_{G} is selected according to Equation 1:

$$G = 1 + (100 \text{ k}\Omega/R_G)$$
 (1)

Table 2 lists several commonly-used gains and resistor values. The 100 k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These on-chip resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA333.

The stability and temperature drift of the external gain setting resistor, $R_{\rm G}$, also affects gain. The contribution of $R_{\rm G}$ to gain accuracy and drift can be directly inferred from the gain Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater. To ensure stability, avoid parasitic capacitance of more than a few picofarads at the $R_{\rm G}$ connections. Careful matching of any parasitics on both $R_{\rm G}$ pins maintains optimal CMRR over frequency.






Figure 34. Basic Connections

Table 2. Commonly-Used Gains and Resistor Values

DESIRED GAIN	R _G (Ω)	NEAREST 1% R _G (Ω)
1	NC ⁽¹⁾	NC
2	100k	100k
5	25k	24.9k
10	11.1k	11k
20	5.26k	5.23k
50	2.04k	2.05
100	1.01k	1k
200	502.5	499
500	200.4	200
1000	100.1	100

⁽¹⁾ NC denotes no connection. When using the SPICE model, the simulation will not converge unless a resistor is connected to the R_G pins; use a very large resistor value.



INTERNAL OFFSET CORRECTION

The INA333 internal op amps use an auto-calibration technique with a time-continuous 350-kHz op amp in the signal path. The amplifier is zero-corrected every 8 μs using a proprietary technique. Upon power-up, the amplifier requires approximately 100 μs to achieve specified V_{OS} accuracy. This design has no aliasing or flicker noise.

OFFSET TRIMMING

Most applications require no external offset adjustment; however, if necessary, adjustments can be made by applying a voltage to the REF terminal. Figure 35 shows an optional circuit for trimming the output offset voltage. The voltage applied to REF terminal is summed at the output. The op amp buffer provides low impedance at the REF terminal to preserve good common-mode rejection.




Figure 35. Optional Trimming of Output Offset Voltage

NOISE PERFORMANCE

The auto-calibration technique used by the INA333 results in reduced low frequency noise, typically only 50 nV/ $\sqrt{\text{Hz}}$, (G = 100). The spectral noise density can be seen in detail in Figure 10. Low frequency noise of the INA333 is approximately 1 μ V_{PP} measured from 0.1 Hz to 10 Hz, (G = 100).

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA333 is extremely high—approximately 100 G Ω . However, a path must be provided for the input bias current of both inputs. This input bias current is typically ± 70 pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 36 illustrates various provisions for an input bias current path.

Without a bias current path, the inputs will float to a potential that exceeds the common-mode range of the INA333, and the input amplifiers will saturate. If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 36). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.




Figure 36. Providing an Input Common-Mode Current Path

INPUT COMMON-MODE RANGE

The linear input voltage range of the input circuitry of the INA333 is from approximately 0.1 V below the positive supply voltage to 0.1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A₁ and A₂. Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see Typical Characteristic curves Typical Common-Mode Range vs Output Voltage (Figure 22 to Figure 25).

Input overload conditions can produce an output voltage that appears normal. For example, if an input

overload condition drives both input amplifiers to the respective positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA333 is near 0 V even though both inputs are overloaded.

OPERATING VOLTAGE

The INA333 operates over a power-supply range of +1.8 V to +5.5 V (±0.9 V to ±2.75 V). Supply voltages higher than +7 V (absolute maximum) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

LOW VOLTAGE OPERATION


The INA333 can be operated on power supplies as low as ±0.9 V. Most parameters vary only slightly throughout this supply voltage range—see the Typical Characteristics section. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Typical Characteristic curves The Typical Common-Mode Range vs Output Voltage (Figure 22 to Figure 25) show the range of linear operation for various supply voltages and gains.

SINGLE-SUPPLY OPERATION

The INA333 can be used on single power supplies of +1.8 V to +5.5 V. Figure 37 illustrates a basic single-supply circuit. The output REF terminal is connected to mid-supply. Zero differential input voltage demands an output voltage of mid-supply. Actual output voltage swing is limited to approximately 50 mV above ground, when the load is referred to ground as shown. The typical characteristic curve *Output Voltage Swing vs Output Current* (Figure 31) shows how the output voltage swing varies with output current.

With single-supply operation, $V_{\text{IN+}}$ and $V_{\text{IN-}}$ must both be 0.1V above ground for linear operation. For instance, the inverting input cannot be connected to ground to measure a voltage connected to the noninverting input.

To illustrate the issues affecting low voltage operation, consider the circuit in Figure 37. It shows the INA333 operating from a single 3-V supply. A resistor in series with the low side of the bridge assures that the bridge output voltage is within the common-mode range of the amplifier inputs.



(1) R₁ creates proper common-mode voltage, only for low-voltage operation—see the *Single-Supply Operation* section.

Figure 37. Single-Supply Bridge Amplifier

INPUT PROTECTION

The input terminals of the INA333 are protected with internal diodes connected to the power-supply rails. These diodes clamp the applied signal to prevent it from damaging the input circuitry. If the input signal voltage can exceed the power supplies by more than 0.3 V, the input signal current should be limited to less than 10 mA to protect the internal clamp diodes. This current limiting can generally be done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.

GENERAL LAYOUT GUIDELINES

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1- μ F bypass capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic-interference (EMI) susceptibility.

Instrumentation amplifiers vary in the susceptibility to radio-frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. The INA333 has been specifically designed to minimize susceptibility to RFI by incorporating passive RC filters with an 8-MHz corner frequency at the $V_{\rm IN+}$ and $V_{\rm IN-}$ inputs. As a result, the INA333 demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may continue to cause varying offset levels, however, and may require additional shielding.

APPLICATION IDEAS

Additional application ideas are shown in Figure 38 to Figure 41.






Figure 38. ECG Amplifier With Right-Leg Drive




Figure 39. Single-Supply, Very Low Power, ECG Circuit



TINA-TI (FREE DOWNLOAD SOFTWARE)

Using TINA-TI SPICE-Based Analog Simulation Program with the INA333


TINA is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully functional version of the TINA software, preloaded with a library of macromodels in addition to a range of both passive and active models. It provides all the conventional dc, transient, and frequency domain analysis of SPICE as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways.

Virtual instruments offer users the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Figure 40 and Figure 41 show example TINA-TI circuits for the INA333 that can be used to develop, modify, and assess the circuit design for specific applications. Links to download these simulation files are given below.

NOTE: these files require that either the TINA software (from DesignSoft) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.




(1) The following link launches the TI logarithmic amplifiers web page: Logarithmic Amplifier Products Home Page

Figure 40. Low-Power Log Function Circuit for Portable Battery-Powered Systems (Example Glucose Meter)

To download a compressed file that contains the TINA-TI simulation file for this circuit, click the following link: Log Circuit.





RWa, RWb, RWc, and RWd simulate wire resistance. These resistors are included to show the four-wire sense technique immunity to line mismatches. This method assumes the use of a four-wire RTD.

Figure 41. Four-Wire, 3V Conditioner for a PT100 RTD With Programmable Gain Acquisition System

To download a compressed file that contains the TINA-TI simulation file for this circuit, click the following link: PT100 RTD.



PACKA

PACKAGING INFORMATION

	Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pea
	INA333SHKJ	ACTIVE	CFP	HKJ	8	25	TBD	Call TI	N / A for Pkg
	INA333SJD	ACTIVE	CDIP SB	JD	8	45	TBD	POST-PLATE	N / A for Pkg
Ī	INA333SKGD1	ACTIVE	XCEPT	KGD	0	240	TBD	Call TI	N / A for Pkg

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical at TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

OTHER QUALIFIED VERSIONS OF INA333-HT:

Catalog: INA333

NOTE: Qualified Version Definitions:




PACKA

Catalog - TI's standard catalog product

HKJ (R-CDFP-F8)

CERAMIC DUAL FLATPACK



NOTES: A


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals will be gold plated.



JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com Energy www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mamt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless